鈩?/div>
Family
Latch-Up Performance Exceeds 500 mA
Per JEDEC Standard JESD-17
Bus-Hold Inputs Eliminate the Need for
External Pullup Resistors
Typical V
OLP
(Output Ground Bounce)
< 0.8 V at V
CC
= 5 V, T
A
= 25擄C
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
Packaged in Plastic Thin Shrink
Small-Outline (DGG) Package
DGG PACKAGE
(TOP VIEW)
description
The 74ACT16254 is a dual 16-bit, noninverting
bus-interface device. The A and C ports perform
a transceiver function, like that of the 74ACT245.
The B and C ports perform the buffer/driver
function of the 74ACT244. The A and C port
outputs are designed to sink up to 12 mA.
The 74ACT16254 is designed for asynchronous
communication between data buses. The control
function implementation minimizes external
timing requirements.
Data transmission from the A port to the C port,
C port to A port, or B port to C port is accomplished
by setting the appropriate logic levels on the bus
enable (EN1 and EN2) inputs.
All outputs are disabled when logic highs are
placed on both EN1 and EN2; the buses are
effectively isolated.
The 74ACT16254 is packaged in TI鈥檚 thin shrink
small-outline package (DGG), which provides
twice the I/O pin count and functionality of
standard small-outline packages in the same
printed-circuit-board area.
B1
B3
B6
B7
B9
GND
B11
B13
B15
V
CC
A16
A15
A14
GND
A13
A12
A11
A10
GND
A9
A8
A7
V
CC
A6
A5
A4
GND
A3
A2
A1
EN2
EN1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
B2
B4
B6
B8
B10
GND
B12
B14
B16
V
CC
C16
C15
C14
GND
C13
C12
C11
C10
GND
C9
C8
C7
V
CC
C6
C5
C4
GND
C3
C2
C1
NC
NC
NC 鈥?No internal connection
Active bus-hold circuitry is provided to hold unused or floating data and I/O pins at a valid logic level.
The 74ACT16254 is characterized for operation from 鈥?40擄C to 85擄C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
漏
1995, Texas Instruments Incorporated
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
1
1
2
3
4
5
6
