音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74AC11194 Datasheet

  • 74AC11194

  • 4朆IT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

  • 8頁

  • TI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

74AC11194
4鈥揃IT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 鈥?NOVEMBER 1989 鈥?REVISED APRIL 1993
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Parallel-to-Serial, Serial-to-Parallel
Conversions
Left or Right Shifts
Parallel Synchronous Loading
Direct Overriding Clear
Temporary Data Latching Capability
Flow-Through Architecture to Optimize
PCB Layout
Center-Pin V
CC
and GND Configurations to
Minimize High-Speed Switching Noise
EPIC (Enhanced-Performance Implanted
CMOS) 1-
m
m Process
500-mA Typical Latch-Up Immunity at
125擄C
Package Options Include Plastic
Small-Outline Packages, and Standard
Plastic 300-mil DIPs
DW OR N PACKAGE
(TOP VIEW)
t
SR SER
Q
A
Q
B
GND
GND
GND
GND
Q
C
Q
D
SL SER
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
S0
S1
A
B
V
CC
V
CC
C
D
CLR
CLK
description
This bidirectional shift register features parallel outputs, right-shift and left-shift serial inputs,
operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of
operation:
Parallel (broadside) load
Shift right (in the direction Q
A
toward Q
D
)
Shift left (in the direction Q
D
toward Q
A
)
Inhibit clocking (do nothing).
Synchronous parallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs,
S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive
transition of the clock input. During loading, serial data flow is inhibited.
Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low.
Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left
synchronously, and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when
both mode control inputs are low.
The 74AC11194 is characterized for operation from 鈥?40擄C to 85擄C.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
1993, Texas Instruments Incorporated
POST OFFICE BOX 655303
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈥?443
鈥?/div>
DALLAS, TEXAS 75265
1

74AC11194相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!