鈩?/div>
(Enhanced-Performance Implanted
CMOS) 1-碌m Process
500-mA Typical Latch-Up Immunity
at 125擄C
ESD Protection Exceeds 2000 V,
MIL STD-883C Method 3015
Package Options Include Plastic
Small-Outline Packages, Ceramic Chip
Carriers, and Standard Plastic and Ceramic
300-mil DIPs
54AC11109 . . . J PACKAGE
74AC11109 . . . D OR N PACKAGE
(TOP VIEW)
1PRE
1Q
1Q
GND
2Q
2Q
2PRE
2CLK
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1CLK
1K
1J
1CLR
V
CC
2CLR
2J
2K
54AC11109 . . . FK PACKAGE
(TOP VIEW)
description
These devices contain two independent J-K
positive-edge-triggered flip-flops. A low level at
the preset (PRE) or clear (CLR) inputs sets or
resets the outputs regardless of the levels of the
other inputs. When preset and clear are inactive
(high), data at the J and K inputs meeting the setup
time requirements are transferred to the outputs
on the positive-going edge of the clock pulse.
Clock triggering occurs at a voltage level and is not
directly related to the rise time of the clock pulse.
Following the hold time interval, data at the J and
K inputs may be changed without affecting the
levels at the outputs. These versatile flip-flops can
perform as toggle flip-flops by grounding K and
tying J high. They also can perform as D-type
flip-flops by tying the J and K inputs together.
1K
1CLK
NC
1PRE
1Q
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
1J
1CLR
NC
V
CC
2CLR
2J
2K
NC
2CLK
2PRE
NC 鈥?No internal connection
FUNCTION TABLE
(each gate)
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
鈫?/div>
鈫?/div>
鈫?/div>
鈫?/div>
L
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
H
Q0
OUTPUTS
Q
H
L
H鈥?/div>
L
Toggle
Q0
Q0
L
Q0
Q
L
H
H鈥?/div>
H
鈥?This configuration is nonstable; that is, it will not persist when
either PRE or CLR returns to its inactive (high) level.
The 54AC11109 is characterized for operation over the full military temperature range of 鈥?55擄C to 125擄C. The
74AC11109 is characterized for operation from 鈥?40擄C to 85擄C.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
1Q
GND
NC
2Q
2Q
Copyright
漏
1993, Texas Instruments Incorporated
2鈥?
74AC11109相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
9-Bit D Flip-Flop
NSC [National S...
-
英文版
QUAD 2-INPUT NAND GATE
ONSEMI
-
英文版
QUAD 2-INPUT NAND GATE
-
英文版
QUADRUPLE 2-INPUT POSITIVE-NAND GATES
TI
-
英文版
Quad 2-Input NAND Gate
HITACHI
-
英文版
QUAD 2-INPUT NAND GATE
-
英文版
Quad 2-Input NAND Gate
fairchild
-
英文版
Quad 2-Input NAND Gate
-
英文版
QUAD 2-INPUT NAND GATE
STMicro
-
英文版
QUAD 2-INPUT NOR GATE
-
英文版
Quad 2-Input NOR Gate
fairchild
-
英文版
Quad 2-Input NOR Gate
-
英文版
QUAD 2-INPUT NOR GATE
STMicro
-
英文版
HEX INVERTER
-
英文版
Hex Inverter
fairchild
-
英文版
Hex Inverter
-
英文版
HEX INVERTER
STMicro
-
英文版
Hex Inverter with Open Drain Outputs
fairchild
-
英文版
Hex Inverter with Open Drain Outputs
-
英文版
QUAD 2-INPUT AND GATE
1
2
3
4
5
6
7
