ACS109MS
Data Sheet
July 1999
File Number
4760
Radiation Hardened Dual J-K Flip-Flop
with Set and Reset
The Radiation Hardened ACS109MS is a Dual J-K Flip-
Flop with Set and Reset. These Flip-Flops have
independent J, K, Set, Reset, and Clock inputs and Q and
Q outputs. The outputs change state on the positive-going
transition of the clock. Set and Reset are accomplished
asynchronously by Low-level inputs. All inputs are buffered
and the outputs are designed for balanced propagation
delay and transition times.
The ACS109MS is fabricated on a CMOS Silicon on
Sapphire (SOS) process, which provides an immunity to
Single Event Latch-up and the capability of highly reliable
performance in any radiation environment. These devices
offer significant power reduction and faster performance
when compared to ALSTTL types.
Speci鏗乧ations for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Speci鏗乧ations for the ACS109MS are
contained in SMD 5962-98632. A 鈥渉ot-link鈥?is provided
on our homepage for downloading.
http://www.intersil.com/spacedefense/spaceselect.htm
Features
鈥?QML Quali鏗乪d Per MIL-PRF-38535 Requirements
鈥?1.25 Micron Radiation Hardened SOS CMOS
鈥?Radiation Environment
- Latch-Up Free Under Any Conditions
- Total Dose (Max.) . . . . . . . . . . . . . . . . . 3 x 10
5
RAD(Si)
- SEU Immunity . . . . . . . . . . . . . <1 x 10
-10
Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm
2
)
鈥?Input Logic Levels. . . . V
IL
= (0.3)(V
CC
), V
IH
= (0.7)(V
CC
)
鈥?Output Current
. . . . . . . . . . . . . . . . . . . . . . . . . . 鹵12mA
(Min)
鈥?Quiescent Supply Current . . . . . . . . . . . . . . . 10碌A (Max)
鈥?Propagation Delay . . . . . . . . . . . . . . . . . . . . . . 25ns (Max)
Applications
鈥?High Speed Control Circuits
鈥?Sensor Monitoring
鈥?Low Power Designs
Ordering Information
ORDERING NUMBER
5962F9863201VCC
ACS109D/SAMPLE-03
5962F9863201VXC
ACS109K/SAMPLE-03
5962F9863201V9A
INTERNAL MARKETING
NUMBER
ACS109DMSR-03
ACS109D/SAMPLE-03
ACS109KMSR-03
ACS109K/SAMPLE-03
ACS109HMSR-03
TEMP. RANGE (
o
C)
-55 to 125
25
-55 to 125
25
25
PACKAGE
16 Ld SBDIP
16 Ld SBDIP
16 Ld Flatpack
16 Ld Flatpack
Die
DESIGNATOR
CDIP2-T16
CDIP2-T16
CDFP4-F16
CDFP4-F16
NA
Pinouts
ACS109MS
(SBDIP)
TOP VIEW
1R 1
1J 2
1K 3
1CP 4
1S 5
1Q 6
1Q 7
GND 8
16 V
CC
15 2R
14 2J
13 2K
12 2CP
11 2S
10 2Q
9 2Q
1R
1J
1K
1CP
1S
1Q
1Q
GND
ACS109MS
(FLATPACK)
TOP VIEW
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
2R
2J
2K
2CP
2S
2Q
2Q
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright 漏 Intersil Corporation 1999
INTERSIL
1
2
