ACS21MS
Data Sheet
July 1999
File Number
4757
Radiation Hardened Dual 4-Input AND Gate
The Radiation Hardened ACS21MS is a Dual 4-Input AND
Gate. For each gate, a HIGH level on all inputs results in a
HIGH level on the Y output. A LOW level on any input
results in a LOW level on the Y output. All inputs are
buffered and the outputs are designed for balanced
propagation delay and transition times.
The ACS21MS is fabricated on a CMOS Silicon on
Sapphire (SOS) process, which provides an immunity to
Single Event Latch-up and the capability of highly reliable
performance in any radiation environment. These devices
offer significant power reduction and faster performance
when compared to ALSTTL types.
Speci鏗乧ations for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Speci鏗乧ations for the ACS21MS are
contained in SMD 5962-98629. A 鈥渉ot-link鈥?is provided
on our homepage for downloading.
www.intersil.com/spacedefense/newsafclasst.asp
Features
鈥?QML Quali鏗乪d Per MIL-PRF-38535 Requirements
鈥?1.25 Micron Radiation Hardened SOS CMOS
鈥?Radiation Environment
- Latch-Up Free Under Any Conditions
- Total Dose (Max.) . . . . . . . . . . . . . . . . . 3 x 10
5
RAD(Si)
- SEU Immunity . . . . . . . . . . . . . <1 x 10
-10
Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm
2
)
鈥?Input Logic Levels. . . . V
IL
= (0.3)(V
CC
), V
IH
= (0.7)(V
CC
)
鈥?Output Current
. . . . . . . . . . . . . . . . . . . . . . . . . . 鹵12mA
(Min)
鈥?Quiescent Supply Current . . . . . . . . . . . . . . . 5.0碌A(chǔ) (Max)
鈥?Propagation Delay . . . . . . . . . . . . . . . . . . . . . . 15ns (Max)
Applications
鈥?High Speed Control Circuits
鈥?Sensor Monitoring
鈥?Low Power Designs
Ordering Information
ORDERING NUMBER
5962F9862901VCC
ACS21D/SAMPLE-03
5962F9862901VXC
ACS21K/SAMPLE-03
5962F9862901V9A
INTERNAL MARKETING
NUMBER
ACS21DMSR-03
ACS21D/SAMPLE-03
ACS21KMSR-03
ACS21K/SAMPLE-03
ACS21HMSR-03
TEMP. RANGE (
o
C)
-55 to 125
25
-55 to 125
25
25
PACKAGE
14 Ld SBDIP
14 Ld SBDIP
14 Ld Flatpack
14 Ld Flatpack
Die
DESIGNATOR
CDIP2-T14
CDIP2-T14
CDFP3-F14
CDFP3-F14
NA
Pinouts
ACS21MS
(SBDIP)
TOP VIEW
A1 1
B1 2
NC 3
C1 4
D1 5
Y1 6
GND 7
14 V
CC
13 D2
12 C2
11 NC
10 B2
9 A2
8 Y2
ACS21MS
(FLATPACK)
TOP VIEW
A1
B1
NC
C1
D1
Y1
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
D2
C2
NC
B2
A2
Y2
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright 漏 Intersil Corporation 1999
INTERSIL
1
2
