ACS32MS
Data Sheet
November 1998
File Number
4545
Radiation Hardened Quad 2-Input OR Gate
The Radiation Hardened ACS32MS is a Quad 2-Input OR
Gate. For each gate, a HIGH level on either A or B input
results in a HIGH level on the Y output. A LOW level on both
the A and B inputs results in a LOW level on the Y output. All
inputs are buffered and the outputs are designed for
balanced propagation delay and transition times.
The ACS32MS is fabricated on a CMOS Silicon on Sapphire
(SOS) process, which provides an immunity to Single Event
Latch-up and the capability of highly reliable performance in
any radiation environment. These devices offer signi鏗乧ant
power reduction and faster performance when compared to
ALSTTL types.
Speci鏗乧ations for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Speci鏗乧ations for the ACS32MS are
contained in SMD 5962-98624. A 鈥渉ot-link鈥?is provided
on our homepage with instructions for downloading.
www.intersil.com/data/sm/index.asp
Features
鈥?QML Quali鏗乪d Per MIL-PRF-38535 Requirements
鈥?1.25 Micron Radiation Hardened SOS CMOS
鈥?Radiation Environment
- Latch-Up Free Under any Conditions
- Total Dose. . . . . . . . . . . . . . . . . . . . . . 3 x 10
5
RAD (Si)
- SEU Immunity . . . . . . . . . . . . . <1 x 10
-10
Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm
2
)
鈥?Input Logic Levels . . . . V
IL
= (0.3)(V
CC
), V
IH
= (0.7)(V
CC
)
鈥?Output Current . . . . . . . . . . . . . . . . . . . . . . . .
鹵8mA
(Min)
鈥?Quiescent Supply Current . . . . . . . . . . . . . . 100碌A(chǔ) (Max)
鈥?Propagation Delay . . . . . . . . . . . . . . . . . . . . . . 12ns (Max)
Applications
鈥?High Speed Control Circuits
鈥?Sensor Monitoring
鈥?Low Power Designs
Ordering Information
ORDERING NUMBER
5962F9862401VCC
ACS32D/SAMPLE-03
5962F9862401VXC
ACS32K/SAMPLE-03
5962F9862401V9A
INTERNAL MKT. NUMBER
ACS32DMSR-03
ACS32D/SAMPLE-03
ACS32KMSR-03
ACS32K/SAMPLE-03
ACS32HMSR-03
TEMP. RANGE (
o
C)
-55 to 125
25
-55 to 125
25
25
PACKAGE
14 Ld SBDIP
14 Ld SBDIP
14 Ld Flatpack
14 Ld Flatpack
Die
DESIGNATOR
CDIP2-T14
CDIP2-T14
CDFP4-F14
CDFP4-F14
N/A
Pinouts
ACS32MS
(SBDIP)
TOP VIEW
A1 1
B1 2
Y1 3
A2 4
B2 5
Y2 6
GND 7
14 V
CC
13 B4
12 A4
11 Y4
10 B3
9 A3
8 Y3
ACS32MS
(FLATPACK)
TOP VIEW
A1
B1
Y1
A2
B2
Y2
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
B4
A4
Y4
B3
A3
Y3
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright 漏 Intersil Corporation 1999
INTERSIL
1
2
