鈥?/div>
High Speed: tPD = 5.0ns (Typ) at VCC = 5V
Low Power Dissipation: ICC = 4碌A(chǔ) (Max) at TA = 25擄C
High Noise Immunity: VNIH = VNIL = 28% VCC
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2V to 5.5V Operating Range
Low Noise: VOLP = 0.9V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
ESD Performance: HBM > 2000V; Machine Model > 200V
Chip Complexity: 186 FETs or 46.5 Equivalent Gates
MC74VHC373
DW SUFFIX
20鈥揕EAD SOIC PACKAGE
CASE 751D鈥?4
DT SUFFIX
20鈥揕EAD TSSOP PACKAGE
CASE 948E鈥?2
M SUFFIX
20鈥揕EAD SOIC EIAJ PACKAGE
CASE 967鈥?1
ORDERING INFORMATION
MC74VHCXXXDW
SOIC
MC74VHCXXXDT
TSSOP
MC74VHCXXXM
SOIC EIAJ
LOGIC DIAGRAM
D0
D1
D2
DATA
INPUTS
D3
D4
D5
D6
D7
3
4
7
8
13
14
17
18
2
5
6
9
12
15
16
19
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
NONINVERTING
OUTPUTS
PIN ASSIGNMENT
OE
Q0
D0
D1
Q1
Q2
D2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
Q7
D7
D6
Q6
Q5
D5
D4
Q4
LE
LE
OE
11
1
D3
Q3
GND
FUNCTION TABLE
INPUTS
OE
L
L
L
H
LE
H
H
L
X
D
H
L
X
X
OUTPUT
Q
H
L
No Change
Z
6/97
漏
Motorola, Inc. 1997
1
REV 1