AMDebug鈩?/div>
Technology and
JTAG
CPU Control/Status Bus
GP-DMA
Controller
GP Bus
Controller
Control/Status
CPU
Request
Address
GP-DMA
Request and
Grant
GP Bus
Clock
Generation
External GP Bus
Programmable
Interrupt Controller
Programmable
Interval Timer
Data
CPU Bus Interface
CPU Bus
Arbiter
Watchdog Timer
FIFOs and FIFO
Control
Real-Time Clock
CMOS RAM
PCI Bus
Arbiter
PCI
Master
PCI
Target
General-Purpose
Timers
Software
Timer
16550 UART
16550 UART
PCI Bus
PCI Requests and Grants
Synchronous Serial
Interface
Programmable I/O
Controls
PC/AT Compatibility
Logic
脡lan鈩C520 Microcontroller
Figure 1.
脡lan鈩C520 Microcontroller Block Diagram
脡lan鈩C520 Microcontroller Data Sheet
29