PDF預(yù)覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• 11
• 12
• 13
• 14
• 15
• 16
• 17
• 18
• 19
• 20
• 21
• 22
• 23
• 24
• 25
• 26
• 27
• 28
• 29
• 30
• 31
• 32
• 33
• 34

PALCE22V10 COM'L: H-5/7/10/15/25,Q-10/15/25 IND: H-10/15/20/25

PALCE22V10Z COM'L: -25

IND: -15/25

PALCE22V10 and PALCE22V10Z

Families

24-Pin EE CMOS (Zero Power) Versatile PAL Device

DISTINCTIVE CHARACTERISTICS

x

As fast as 5-ns propagation delay and 142.8 MHz f

MAX

(external)

x

Low-power EE CMOS

x

10 macrocells programmable as registered or combinatorial, and active high or active low to

x

x

x

x

x

x

x

match application needs

Varied product term distribution allows up to 16 product terms per output for complex

functions

Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)

Global asynchronous reset and synchronous preset for initialization

Power-up reset for initialization and register preload for testability

Extensive third-party software and programmer support

24-pin SKINNY DIP, 24-pin SOIC, and 28-pin PLCC

5-ns and 7.5-ns versions utilize split leadframes for improved performance

GENERAL DESCRIPTION

The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and

鏗俰p-鏗俹ps at a reduced chip count.

The PALCE22V10Z is an advanced PAL

廬

device built with zero-power, high-speed, electrically-

erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-

power CMOS SSI/MSI gates and 鏗俰p-鏗俹ps at a reduced chip count.

The PALCE22V10Z provides zero standby power and high speed. At 30 碌A(chǔ) maximum standby

current, the PALCE22V10Z allows battery-powered operation for an extended period.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The

PAL device is a programmable AND array driving a 鏗亁ed OR array. The AND array is programmed

to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the 鏗亁ed OR array with a varied distribution from 8 to16 across

the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each

macrocell can be programmed as registered or combinatorial, and active-high or active low. The

output con鏗乬uration is determined by two bits controlling two multiplexers in each macrocell.

Publication#

16564

Amendment/0

Rev:

E

Issue Date:

November 1998

next

409119X相關(guān)型號(hào)PDF文件下載

• 型號(hào)
  版本
  描述
  廠商
  下載
• 4091
  英文版
  Binding Post Connector Standard Hex Red Nickel
  4091
• 40913
  英文版
  TAPE BLACK/WHITE 9MM
  ETC
  40913
• 40913
  英文版
  TAPE BLACK/WHITE 9MM
  40913
• 409119X
  英文版
  IC-SM-CMOS-EEPLD
  ETC
  409119X

您可能感興趣的PDF文件資料

• 40913
• 4091
• 40913
• 409119X

熱門IC型號(hào)推薦

• 40CPQ060
• 4N26
• 4N35M
• 4N28
• 4N38
• 4N27
• 4N26M
• 40CPQ045
• 4N37
• 4N60L
• 4N28M
• 4N30