鈥?/div>
Meets JEDEC UB Specifications
MAXIMUM RATINGS*
(Voltages Referenced to VSS)
Symbol
VDD
Parameter
DC Supply Voltage
MC14069UB
L SUFFIX
CERAMIC
CASE 632
P SUFFIX
PLASTIC
CASE 646
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦脦脦脦脦脦脦脦
脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦脦脦脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
脦
脦
脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦脦
Value
Unit
V
V
鈥?0.5 to + 18.0
Vin, Vout
Iin, Iout
PD
Input or Output Voltage (DC or Transient)
鈥?0.5 to VDD + 0.5
鹵
10
500
Input or Output Current (DC or Transient),
per Pin
Power Dissipation, per Package鈥?/div>
Storage Temperature
mA
mW
Tstg
TL
鈥?65 to + 150
260
D SUFFIX
SOIC
CASE 751A
ORDERING INFORMATION
MC14XXXUBCP
MC14XXXUBCL
MC14XXXUBD
Plastic
Ceramic
SOIC
TA = 鈥?55擄 to 125擄C for all packages.
_
C
_
C
Lead Temperature (8鈥揝econd Soldering)
PIN ASSIGNMENT
IN 1
OUT 1
IN 2
OUT 2
IN 3
OUT 3
VSS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
IN 6
OUT 6
IN 5
OUT 5
IN 4
OUT 4
* Maximum Ratings are those values beyond which damage to the device may occur.
鈥燭emperature Derating:
Plastic 鈥淧 and D/DW鈥?Packages: 鈥?7.0 mW/
_
C From 65
_
C To 125
_
C
Ceramic 鈥淟鈥?Packages: 鈥?12 mW/
_
C From 100
_
C To 125
_
C
LOGIC DIAGRAM
1
3
5
9
11
13
2
4
6
8
10
12
VDD = PIN 14
VSS = PIN 7
CIRCUIT SCHEMATIC
(1/6 OF CIRCUIT SHOWN)
VDD
INPUT*
OUTPUT
VSS
* Double diode protection on all
inputs not shown.
20 ns
VDD
14
OUTPUT
INPUT
7
VSS
CL
90%
50%
10%
tPLH
90%
50%
10%
tTHL
tTLH
20 ns
VDD
VSS
VOH
VOL
PULSE
GENERATOR
INPUT
tPHL
OUTPUT
Figure 1. Switching Time Test Circuit and Waveforms
REV 3
1/94
漏
MOTOROLA CMOS LOGIC DATA
Motorola, Inc. 1995
MC14069UB
1
1
2
3
4
