音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

3D7110 Datasheet

  • 3D7110

  • Fixed 10-tap TTL/CMOS monolithic delay line

  • 233.45KB

  • 5頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

3D7110
MONOLITHIC 10-TAP
FIXED DELAY LINE
(SERIES 3D7110)
FEATURES
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
PACKAGES
IN
N/C
O2
O4
O6
O8
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
O1
O3
O5
O7
O9
O10
All-silicon, low-power CMOS technology
IN
1
14 VDD
TTL/CMOS compatible inputs and outputs
N/C
2
13 O1
Vapor phase, IR and wave solderable
O2
3
12 O3
Auto-insertable (DIP pkg.)
O4
4
11 O5
Low ground bounce noise
Leading- and trailing-edge accuracy
O6
5
10 O7
Delay range:
.75 through 80ns
O8
6
9 O9
Delay tolerance:
5% or 1ns
GND
7
8 O10
Temperature stability:
鹵3%
typical (0C-70C)
3D7110 DIP
Vdd stability:
鹵1%
typical (4.75V-5.25V)
3D7110G Gull-Wing
Minimum input pulse width:
15% of total delay
14-pin Gull-Wing and 16-pin SOIC
available as drop-in replacements
For mechanical dimensions, click
here
.
for hybrid delay lines
For package marking details, click
here
.
3D7110D SOIC
(150 Mil)
IN
N/C
N/C
O2
O4
O6
O8
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
N/C
O1
O3
O5
O7
O9
O10
3D7110S SOL
(300 Mil)
FUNCTIONAL DESCRIPTION
The 3D7110 10-Tap Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 0.75ns through 8.0ns. The
input is reproduced at the outputs without inversion, shifted in time as
per the user-specified dash number. The 3D7110 is TTL- and CMOS-
compatible, capable of driving ten 74LS-type loads, and features both
rising- and falling-edge accuracy.
The all-CMOS 3D7110 integrated circuit has been designed as a
reliable, economic alternative to hybrid TTL fixed delay lines. It is offered
in a standard 14-pin auto-insertable DIP and space saving surface
mount 14- and 16-pin SOIC packages.
PIN DESCRIPTIONS
IN
O1
O2
O3
O4
O5
O6
O7
O8
O9
O10
VDD
GND
Delay Line Input
Tap 1 Output (10%)
Tap 2 Output (20%)
Tap 3 Output (30%)
Tap 4 Output (40%)
Tap 5 Output (50%)
Tap 6 Output (60%)
Tap 7 Output (70%)
Tap 8 Output (80%)
Tap 9 Output (90%)
Tap 10 Output (100%)
+5 Volts
Ground
Doc #96005
12/2/96
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1

3D7110相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!