音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

27C2048 Datasheet

  • 27C2048

  • 2 Megabit (128k X 16-Bit) CMOS EPROM(173.55 k)

  • 166.49KB

  • 12頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

FINAL
Am27C2048
2 Megabit (128 K x 16-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS
s
Fast access time
鈥?Speed options as fast as 55 ns
s
Low power consumption
鈥?100 碌A maximum CMOS standby current
s
JEDEC-approved pinout
鈥?Plug-in upgrade of 1 Mbit EPROM
鈥?40-pin DIP/PDIP
鈥?44-pin PLCC
s
Single +5 V power supply
s
鹵10%
power supply tolerance standard
s
100% Flashrite programming
鈥?Typical programming time of 16 seconds
s
Latch-up protected to 100 mA from 鈥? V to
V
CC
+ 1 V
s
Versatile features for simple interfacing
鈥?Both CMOS and TTL input/output compatibility
鈥?Two line control functions
s
High noise immunity
GENERAL DESCRIPTION
The Am27C2048 is a 2 Mbit, ultraviolet erasable pro-
grammable read-only memory. It is organized as 128 K
words, operates from a single +5 V supply, has a static
standby mode, and features fast single address loca-
tion programming. The Am27C2048 is ideal for use in
16-bit microprocessor systems. The device is available
in windowed ceramic DIP packages, and plastic one
time programmable (OTP) PDIP and PLCC packages.
Data can be typically accessed in less than 55 ns, al-
lowing high-performance microprocessors to operate
without any WAIT states. The device offers separate
Output Enable (OE#) and Chip Enable (CE#) controls,
thus eliminating bus contention in a multiple bus micro-
processor system.
AMD鈥檚 CMOS process technology provides high
speed, low power, and high noise immunity. Typical
power consumption is only 125 mW in active mode,
and 100 碌W in standby mode.
All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in
blocks, or at random. The device supports AMD鈥檚
Flashrite programming algorithm (100 碌s pulses), re-
sulting in a typical programming time of 16 seconds.
BLOCK DIAGRAM
V
CC
V
SS
V
PP
OE#
CE#
PGM#
Output Enable
Chip Enable
and
Prog Logic
Y
Decoder
A0鈥揂16
Address
Inputs
Output
Buffers
Data Outputs
DQ0鈥揇Q15
Y
Gating
X
Decoder
2,097,152
Bit Cell
Matrix
11407G-1
Publication#
11407
Rev:
G
Amendment/0
Issue Date:
May 1998

27C2048相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！