實(shí)現(xiàn)ADI ADSP-BF526C嵌入音頻處理器的方案
出處:美國模擬器件公司 發(fā)布于:2011-06-02 22:03:00
美國模擬器件公司是的精密高性能模擬集成電路制造商,其產(chǎn)品廣泛用于模擬信號和數(shù)字信號處理領(lǐng)域。公司總部設(shè)在美國馬薩諸塞州諾伍德市,在約有9,000名員工,并且在馬薩諸塞州、加利福尼亞州、北卡羅來納州、愛爾蘭和菲律賓都有制造廠。ADI公司的股票在紐約證券交易所上市,并被納入標(biāo)準(zhǔn)普爾500指數(shù)(S&P 500 Index)。
ADI 公司的ADSP-BF52xC系列嵌入式處理器集成了低功耗高質(zhì)量立體聲音頻CODEC,以及可編程輸入增益放大器(PGA)和單聲道麥克風(fēng)輸入,兩個24位ADC和兩個24位DAC. ADSP-BF52xC系列的處理器是高達(dá)600MHz的高性能Blackfin處理器,采用RISC類寄存器和指令模型,容易編程并支持友好界面。THD達(dá)-80dB,而DAC的SNR達(dá)90dB(A加重),THD為-80dB。 方框圖和CODEC方框圖以及采用SPI和TWI控制的應(yīng)用電路圖。
Embedded Processor ADSP-BF522C/523C/524C/525C/526C/527C
The ADSP-BF522C/523C/524C/525C/526C/527C adds a low power, high quality stereo audio codec for portable digital audio applications with one set of stereo programmable gain amplifier (PGA) line inputs and one monaural microphone input. It features two 24-bit analog-to-digital converter (ADC) channels and two 24-bit digital-to-analog (DAC) converter channels.
The CODEC can operate as a master or a slave. It supports various master clock frequencies, including 12 MHz or 24 MHz for USB devices; standard 256 × fS or 384 × fS based rates, such as 12.288 MHz and 24.576 MHz; and many common audio sampling rates, such as 96 kHz,16 kHz, 12 kHz, 11.025 kHz, and 8 kHz.
The CODEC can operate at power supplies as low as 1.8 V for the analog circuitry and as low as 1.8 V for the digital circuitry. The maximum voltage supply is 3.6 V for all supplies.
The CODEC software-programmable stereo output options provide the programmer with many application possibilities because the device can be used as a headphone driver or as a speaker driver. Its volume control functions provide a large range of gain control of the audio signal.
The VoIP challenge to the embedded-system designer is to choose a processing solution that is cost-effective, easy to deploy and scaleable in performance across market spaces. A “sweet spot” embedded-solution approach is to design with a platform that can implement a low channel count basic VoIP solution, yet retain sufficient capacity for value added capabilities and services – such as video, music, imaging and system control. Unlike traditional VoIP embedded solutions that utilize two processor cores to provide VoIP functionality, the ADSP-BF526C provides a convergent solution in a unified core architecture that allows voice and video signal processing concurrent with RISC MCU processing to handle network and user-interface demands. This unique ability to offer full VoIP functionality on a single convergent processor provides for a unified software development environment, faster system debugging and deployment, and lower overall system cost.
IP protection has become a necessary part of today’s embedded computing applications. The ADSP-BF526C provides a security scheme which balances flexibility and upgradeability with performance through the inclusion of a firmware-based solution including OTP (One Time Programmable) memory to enable users to implement private keys for secure access to program code.
處理器特性:
Up to 600MHz high performance Blackfin processor
RISC-like register and instruction model for ease of programming and compiler-friendly support
Advanced debug, trace, and performance monitoring
Programmable on-chip voltage regulator (ADSP-BF523/525/527 processors only)
Embedded low power audio CODEC
289-ball (12 mm x 12 mm) CSP_BGA package
132K bytes of on-chip memory
External memory controller with glueless support for SDRAM and asynchronous 8-bit and 16-bit memories
Flexible booting options from external flash, SPI and TWI memory or from host devices including SPI, TWI, and UART
Code Security with LockboxTM Secure Technology
One-Time-Programmable (OTP) Memory
Memory management unit providing memory protection
2 dual-channel memory DMA controllers
ADSP-BF525/ADSP-BF526/ADSP-BF527 datasheet for additional peripherals
嵌入CODEC特性:
Stereo, 24-bit ADCs and DACs
DAC SNR: 100 dB (A-weighted), THD: –80 dB at 48 kHz, 3.3 V
ADC SNR: 90 dB (A-weighted), THD: –80 dB at 48 kHz, 3.3 V
Highly efficient headphone amplifier
Stereo line input and monaural microphone input
Low power
7 mW stereo playback (1.8 V supply)
14 mW record and playback (1.8 V supply)
Low supply voltages
Analog: 1.8 V to 3.6 V
Digital core: 1.8 V min
Digital I/O: 1.8 V to 3.6 V
256 × fS /384 × fS oversampling rate in normal mode;
250 × fS/272 × fS oversampling rate in USB mode
Audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, and 96 kHz




版權(quán)與免責(zé)聲明
凡本網(wǎng)注明“出處:維庫電子市場網(wǎng)”的所有作品,版權(quán)均屬于維庫電子市場網(wǎng),轉(zhuǎn)載請必須注明維庫電子市場網(wǎng),http://m.58mhw.cn,違反者本網(wǎng)將追究相關(guān)法律責(zé)任。
本網(wǎng)轉(zhuǎn)載并注明自其它出處的作品,目的在于傳遞更多信息,并不代表本網(wǎng)贊同其觀點(diǎn)或證實(shí)其內(nèi)容的真實(shí)性,不承擔(dān)此類作品侵權(quán)行為的直接責(zé)任及連帶責(zé)任。其他媒體、網(wǎng)站或個人從本網(wǎng)轉(zhuǎn)載時,必須保留本網(wǎng)注明的作品出處,并自負(fù)版權(quán)等法律責(zé)任。
如涉及作品內(nèi)容、版權(quán)等問題,請?jiān)谧髌钒l(fā)表之日起一周內(nèi)與本網(wǎng)聯(lián)系,否則視為放棄相關(guān)權(quán)利。
- 掌握 DSP:原理剖析與應(yīng)用實(shí)踐2025/5/8 14:03:24
- 模糊邏輯在 DSP 上實(shí)時執(zhí)行2023/7/25 17:13:30
- 多速率DSP及其在數(shù)模轉(zhuǎn)換中的應(yīng)用2023/6/12 15:28:52
- 使用 DSP 加速 CORDIC 算法2023/3/29 15:46:30
- 高速DSP系統(tǒng)的信號完整性2022/9/26 16:45:38









