ispGDS22/18/14
in-system programmable
Generic Digital Switch
TM
Features
鈥?HIGH-SPEED SWITCH MATRIX
鈥?7.5 ns Maximum Propagation Delay
鈥?Typical Icc = 25 mA
鈥?UltraMOS
廬
Advanced CMOS Technology
鈥?FLEXIBLE I/O MACROCELL
鈥?Any I/O Pin Can be Input, Output, or Fixed
TTL High or Low
鈥?Programmable Output Polarity
鈥?Multiple Outputs Can be Driven by One Input
鈥?IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)
鈥?Programming Time of Less Than One Second
鈥?4-Wire Programming Interface
鈥?Minimum 10,000 Program/Erase Cycles
鈥?E
2
CELL TECHNOLOGY
鈥?Non-Volatile Reprogrammable Cells
鈥?100% Tested/100% Yields
鈥?High Speed Electrical Erasure (<100ms)
鈥?20 Year Data Retention
鈥?APPLICATIONS INCLUDE:
鈥?Software-Driven Hardware Configuration
鈥?Multiple DIP Switch Replacement
鈥?Software Configuration of Add-In Boards
鈥?Configurable Addressing of I/O Boards
鈥?Multiple Clock Source Selection
鈥?Cross-Matrix Switch
鈥?ELECTRONIC SIGNATURE FOR IDENTIFICATION
Functional Block Diagram (ispGDS22)
A0
A1
A2
A3
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
Bank A
A4
A5
A6
A7
A8
A9
A10
PROGRAMMABLE
SWITCH MATRIX
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
I/O Cell
B1
B10
B9
B8
B7
B6
B5
B4
B3
B2
Bank B
I/O Cell
Closed only when C0=1 and C1=0
Vcc
4:1 MUX
01
Switch
Matrix
10
11
00
C2
C1
C0
Description
The Lattice Semiconductor ispGDS鈩?family is an ideal solution
for reconfiguring system signal routing or replacing DIP switches
used for feature selection. With today鈥檚 demands for customer
ease of use, there is a need for hardware which is easily
reconfigured electronically without dismantling the system. The
ispGDS devices address this challenge by replacing conventional
switches with a software configurable solution. Since each I/O pin
can be set to an independent logic level, the ispGDS devices can
replace most DIP switch functions with about half the pin count,
and without the need for additional pull-up resistors. In addition
to DIP switch replacement, the ispGDS devices are useful as
signal routing cross-matrix switches. This is the only non-volatile
device on the market which can provide this flexibility.
With a maximum tpd of 7.5ns, and a typical active Icc of only 25
mA, these devices provide maximum performance at very low
power levels. The ispGDS devices may be programmed in-sys-
tem, using 5 volt only signals, through a simple 4-wire program-
ming interface. The ispGDS devices are manufactured using
Lattice Semiconductor鈥檚 advanced non-volatile E
2
CMOS process
which combines CMOS with Electrically Erasable (E
2
) floating gate
technology. High speed erase times (<100ms) allow the devices
to be reprogrammed quickly and efficiently.
Each I/O macrocell can be configured as an input, an inverting
or non-inverting output, or a fixed TTL high or low output. Any
I/O pin can be driven by any other I/O pin in the opposite bank.
A single input can drive one or more outputs in the opposite bank,
allowing a signal (such as a clock) to be distributed to multiple des-
tinations on the board, under software control. The I/Os accept
and drive TTL voltage levels.
Unique test circuitry and reprogrammable cells allow complete
AC, DC, and functional testing during manufacture. As a result,
Lattice Semiconductor is able to deliver 100% field programma-
bility and functionality of all Lattice Semiconductor products. In
addition, 10,000 erase/write cycles and data retention in excess
of 20 years are specified.
Copyright 漏 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268--8037; http://www.latticesemi.com
July 1997
ispgds_02
B0
I/O Cell
LATTICE
1
2
3
4
5
6
7
8
