July 2005
rev 1.0
Differential cycle slip
Input
Modulated
Output
ASM3P623S00A/B/C/D/E/F
-Nd
+Nd
One clock cycle
N=1
Nd represents the differential cycle slip
when spread spectrum is ON
Nd = 鹵 0.125 in the example
Test Circuits
TEST CIRCUIT # 1
V
DD
0.1uF
CLKOUT
OUTPUTS
V
DD
0.1uF
GND
GND
CLOAD
Zero Cycle Slip Peak EMI Reduction IC
Notice: The information in this document is subject to change without notice.
7 of 16