鈭單?/div>
m
is the improvement in phase margin,
GBWP
is the gain bandwidth product of the
amplifier,
R
ISO
is the capacitive decoupling resistor, and
C
L
is the load capacitance
3.3
Capacitive Load and Stability
Driving capacitive loads can cause stability problems
with many of the higher speed amplifiers.
For any closed loop amplifier circuit, a good rule of
thumb is to design for a phase margin that is no less
than 45
擄
. This is a conservative theoretical value, how-
ever, if the phase margin is lower, layout parasitics can
degrade the phase margin further causing a truly
unstable circuit. A system phase shift of 45
擄
will have
an overshoot in its step response of approximately
25%.
A buffer configuration with a capacitive load is the most
difficult configuration for an amplifier to maintain stabil-
ity. The Phase versus Capacitive Load of the MCP60X
amplifier is shown in Figure 3-4. In this figure, it can be
seen that the amplifier has a phase margin above 40
擄,
while driving capacitance loads up to 100pF.
錚?/div>
2000 Microchip Technology Inc.
DS21314D-page 11
Phase Margin (degrees)
prev
next