音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

EPM240T100C5 Datasheet

  • EPM240T100C5

  • CPLD MAX II Family 192 Macro Cells 1879.7MHz 0.18um Technolo...

  • 101頁

  • Altera   Altera

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

5鈥?0
Chapter 5: DC and Switching Characteristics
Timing Model and Specifications
Table 5鈥?5.
EPM1270 Global Clock External I/O Timing Parameters (Part 2 of 2)
鈥? Speed Grade
Symbol
t
CNT
Parameter
Minimum global clock
period for
16-bit counter
Maximum global clock
frequency for 16-bit
counter
Condition
鈥?/div>
Min
3.3
Max
鈥?/div>
鈥? Speed Grade
Min
4.0
Max
鈥?/div>
鈥? Speed Grade
Min
5.0
Max
鈥?/div>
Unit
ns
f
CNT
鈥?/div>
鈥?/div>
304.0
(1)
鈥?/div>
247.5
鈥?/div>
201.1
MHz
Note to
Table 5鈥?5:
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global
clock input pin maximum frequency.
Table 5鈥?6
shows the external I/O timing parameters for EPM2210 devices.
Table 5鈥?6.
EPM2210 Global Clock External I/O Timing Parameters
鈥? Speed Grade
Symbol
t
PD1
Parameter
Worst case pin-to-pin delay
through 1 look-up table
(LUT)
Best case pin-to-pin delay
through 1 LUT
Global clock setup time
Global clock hold time
Global clock to output delay
Global clock high time
Global clock low time
Minimum global clock
period for
16-bit counter
Maximum global clock
frequency for 16-bit counter
Condition
10 pF
Min
鈥?/div>
Max
7.0
鈥? Speed Grade
Min
鈥?/div>
Max
9.1
鈥? Speed Grade
Min
鈥?/div>
Max
11.2
Unit
ns
t
PD2
t
SU
t
H
t
CO
t
CH
t
CL
t
CNT
10 pF
鈥?/div>
鈥?/div>
10 pF
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
1.2
0.0
2.0
166
166
3.3
3.7
鈥?/div>
鈥?/div>
4.6
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
1.5
0.0
2.0
216
216
4.0
4.8
鈥?/div>
鈥?/div>
6.0
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
1.9
0.0
2.0
266
266
5.0
5.9
鈥?/div>
鈥?/div>
7.4
鈥?/div>
鈥?/div>
鈥?/div>
ns
ns
ns
ns
ps
ps
ns
f
CNT
鈥?/div>
鈥?/div>
304.0
(1)
鈥?/div>
247.5
鈥?/div>
201.1
MHz
Note to
Table 5鈥?6:
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global
clock input pin maximum frequency.
MAX II Device Handbook
漏 Novermber 2008 Altera Corporation

EPM240T100C5 產(chǎn)品屬性

  • 270

  • 集成電路 (IC)

  • 嵌入式 - CPLD（復雜可編程邏輯器件）

  • MAX® II

  • 系統(tǒng)內(nèi)可編程

  • 4.7ns

  • 2.5V，3.3V

  • 240

  • 192

  • -

  • 80

  • 0°C ~ 85°C

  • 表面貼裝

  • 100-TQFP

  • 100-TQFP（14x14）

  • 托盤

  • 544-1146

EPM240T100C5相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！