8
7
6
5
4
3
2
1
R?
VCC
+5A
DS[0..15]
35
2
7
13
21
36
40
47
50
52
60
62
93
103
121
22K
A[0..15]
U1
27
110
111
112
114
115
116
117
118
119
122
123
124
125
126
127
128
131
129
130
4
6
1
132
98
U2
105
106
107
A11
2
NOT
BE IMPLEMENTEDIN A PLD.
SRLRCV
SRLXMT
SRLENABLE
I/OINTRPT
PRLENABLE
ANALOG1
ANALOG2
ANALOG3
ANALOG4
ANALOG5
ANALOG6
ANALOG7
ANALOG8
ANALOGVCC
ANALOGREFHIGH
ANALOGREFLOW
ANALOGGND
RS-
CLK
41
58
~RESET
CLOCKIN
43
44
99
53
65
74
89
75
88
76
83
77
82
84
85
86
87
1
A11n
NOTE:THE LOGIC LABELED U2 MAY
AGND
C
DS[0..15]
VCC
3
4
7
8
13
14
17
18
1
11
U2
D0
D1
D2
D3
D4
D5
D6
D7
OC
CLK
374
U2
3
4
7
8
13
14
17
18
1
11
DACRD-
D0
D1
D2
D3
D4
D5
D6
D7
OC
CLK
374
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
2
5
6
9
12
15
16
19
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
2
5
6
9
12
15
16
19
D
~RS
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
D
IS-
STRB-
W/R
A11n
2
3
4
5
U2
1
OR4
DACRD-
C1
2.2UF
C1
2.2UF
BYTE
AGND1
AGND2
DGND
DS0
DS1
DS2
DS3
DS4
DS5
DS6
DS7
DS8
DS9
DS10
DS11
DS12
DS13
DS14
DS15
9
10
11
12
15
16
17
18
19
22
23
24
25
26
27
28
63
64
72
94
67
68
69
70
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
DATA8
DATA9
DATA10
DATA11
DATA12
DATA13
DATA14
DATA15
POSLIM1
NEGLIM1
AXISIN1
AXISOUT1
QUADA1
QUADB1
~INDEX1
~HOME1
ADDR0
ADDR1
ADDR2
ADDR3
ADDR4
ADDR5
ADDR6
ADDR7
ADDR8
ADDR9
ADDR10
ADDR11
ADDR12
ADDR13
ADDR14
ADDR15
N/C
~RAMSLCT
~PERIPHSLCT
R/~W
~STROBE
~WRITEENBL
W/~R
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
VANA
VCC
NOTE:FS INPUTS ARE +- 10V
28
U3
6
7
8
9
10
11
12
13
15
16
17
18
19
20
21
22
26
AD976
R1
AIN1
200
R2
33.2
3
4
25
CVT-
GND
24
23
REF
CAP
CS
R/C
1
VIN
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BUSY
~HOSTINTRPT
DIRECTION1
PULSE1
ATREST1
2
5
14
GND
C
SEE ANALOG DEVICES SPECIFICATIONS FOR
ADITIONAL INFORMATION AND POWER BYPASSING.
B
B
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
CP2N11
GND
VCC
VCC
U2
3
4
5
6
CLK
DACRD-
GND
ENCNT-
2
9
1
10
7
A
B
C
D
CLK
LOAD
U/D
ENT
ENP
74ALS169
QA
QB
QC
QD
RCO
14
13
12
11
15
3
8
14
20
29
37
46
56
59
61
71
92
104
113
120
VCC
U2
3
4
5
6
A
B
C
D
CLK
LOAD
U/D
ENT
ENP
74ALS169
QA
QB
QC
QD
RCO
14
13
12
11
15
3
4
5
6
2
9
1
10
7
U2
A
B
C
D
CLK
LOAD
U/D
ENT
ENP
74ALS169
QA
QB
QC
QD
RCO
14
13
12
11
15
CVT-
2
U2
1
NOT
CLK
2
3
U2
DFF2
D
CLK
PERFORMANCE MOTION DEVICES
55 OLD BEDFORD RD
LINCOLN, MA 01773
DACRD- WILL LOAD THE COUNTER TO 700.
38.4 USEC. AFTER THE DACRD-
THE COUNTER WILL REACH 0 AND START THE
NEXT CONVERSION. THE INPUT WILL
BE CONVERTED IN 10 USEC. READY FOR
THE NEXT READ AFTER 50 USEC.
Title
16 BIT A/D INPUT
Size
B
Date:
3
Q
1
ENCNT-
A
A
GND
CLK
DACRD-
GND
CLK
DACRD-
GND
2
9
1
10
7
DACRD-
4
CL
Document Number
Saturday, December 07, 2002
2
Rev
A
Sheet
1
of
1
1
8
7
6
5
4