TYPICAL APPLICATION
TYPICAL APPLICATION
BUCK REGULATOR CONTROL CIRCUIT
The 34701 buck regulator utilizes a PWM Voltage Mode
topology with Feed-Forward to achieve an excellent line and
load regulation. The control circuit block diagram is shown in
Figure 29.
L
Figure 29. Buck Regulator Control Circuit
The integrated 40 pF capacitor C
F
charged through the
V
m1
is the ramp generated by the internal ramp
generator (V
m1
= 0.5 V typ.).
external resistor R4 provides the feed-forward ramp
.
waveform, the amplitude of which is proportional to the input
voltage, thus providing the feed-forward function.
G ain
[dB]
Figure 30
shows the Bode plot of the 34701 buck regulator
20
fLC
control loop gain and phase versus frequency.
fz(c)
The first double pole on the Bode plot is created by the
buck regulator output L-C filter, and its frequency can be
f BW
0
calculated as:
fz(E SR) fp (FF)
1
f
LC
= ----------------------
2蟺 C
O
L
fp(c)
-20
Where C
O
is the value of the buck output capacitor and L
is the inductance value of the output filter inductor L.
The frequency of the compensating zero can be calculated
as follows.
1
-
f
z
(
c
)
= ---------------------------------------
2蟺C2
(
R1 + R3
)
-40
-180
Pha se
[Deg.]
The Feed-Forward implemented by resistor R4 and
integrated capacitor C
F
creates a pole in the overall loop
transfer function, the frequency of which can be calculated
from the following formula.
V
IN
1 -
-
f
p
(
FF
)
= ---------------------------------------------------------------
脳
--------------------
2蟺R4C
F
1
(
V
IN
鈥?V
Ref
)
-------
脳
------------------------------- + V
m1
-
R4C
F
f
sw
-2 70
桅
m
Where V
Ref
is the buck regulator reference voltage
(V
Ref
= 0.8 V typ.) at the INV terminal,
V
IN
is the buck regulator input voltage,
-3 60
1.0
10
100
10 00
Frequency [k Hz ]
10000
Figure 30. Buck Control Loop Bode Plot
34701
Analog Integrated Circuit Device Data
Freescale Semiconductor
29