音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MC34701EK Datasheet

  • MC34701EK

  • Freescale Semiconductor, Inc [1.5 A Switch-Mode Power Suppl...

  • 860.05KB

  • FREESCALE

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

FUNCTIONAL DESCRIPTION
FUNCTIONAL TERMINAL DESCRIPTION
POWER SUPPLY TERMINAL (VDDI)
Internal supply voltage. A ceramic low ESR 1uF 6V X5R or
X7R capacitor is recommended.
RESET TIMER TERMINAL (RT)
The Reset Timer power-up delay (RT) terminal is used to
set the delay between the time when the LDO and switcher
outputs are active and stable and the
RST
output is released.
An external resistor and capacitor are used to program the
timer. The power-up delay can be obtained by using the
following formula:
t
D
= 10 ms + R
t
C
t
Where R
t
is the Reset Timer programming resistor and C
t
is the Reset Timer programming capacitor, both connected in
parallel from RT to ground.
Note
Observe the maximum C
t
value and expect reduced
accuracy if R
t
is less than 10 k
鈩?/div>
.
ADDRESS TERMINAL (ADDR)
The ADDR terminal is used to set the address of the
device when used in an I
2
C communication. This terminal
can either be tied to VDDI or grounded through a 10 k
鈩?/div>
resistor. Refer to
I
2
C Bus Operation on page 26
for more
information on this terminal.
ENABLE 1 AND 2 TERMINALS (EN1 AND EN2)
These two terminals permit positive logic control of the
Enable function and selection of the Power Sequencing
mode concurrently.
Table 5
depicts the EN1 and EN2
function and Power Sequencing mode selection.
Both EN1 and EN2 terminals have internal pulldown
resistors and both can withstand a short circuit to the supply
voltage, 6.0 V.
Table 5.
EN1
0
0
1
1
RESET OUTPUT TERMINAL (
RST
)
The Reset Control circuit monitors both the switching
regulator and the LDO feedback voltages. It is an open drain
output and has to be pulled up to some supply voltage (e.g.,
the output of the LDO) by an external resistor.
The Reset Control circuit supervises both output
voltages鈥攖he linear regulator output V
LDO
and the switching
regulator output V
OUT
. When either of these two regulators
is out of regulation (high or low), the
RST
terminal is pulled
low. There is a 20
碌
s delay filter preventing erroneous resets.
During power-up sequencing,
RST
is held low until the Reset
Timer times out.
Operating Mode Selection
EN2
0
1
0
1
Operating Mode
Regulators Disabled
Standard Power Sequencing
Inverted Power Sequencing
No Power Sequencing,
Regulators Enabled
CLOCK SELECTION TERMINAL (CLKSEL)
This terminal sets the CLKSYN terminal as either an
oscillator output or a synchronization input terminal. The
CLKSEL terminal is also used for the I
2
C address selection.
CLOCK SYNCHRONIZATION TERMINAL (CLKSYN)
Oscillator output/synchronization input terminal.
34701
16
Analog Integrated Circuit Device Data
Freescale Semiconductor

MC34701EK 產(chǎn)品屬性

  • 42

  • 集成電路 (IC)

  • PMIC - 穩(wěn)壓器 - 專用型

  • -

  • 轉(zhuǎn)換器，F(xiàn)reescale 電源 QUICC? I，II

  • 2.8 V ~ 6 V

  • 1

  • 可調(diào)

  • -40°C ~ 85°C

  • 表面貼裝

  • 32-SOIC（0.295"，7.50mm 寬）

  • 32-SOIC

  • 管件

  • KIT33701DWBEVB-ND - KIT FOR 33701 POWER SUPPLY

MC34701EK相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！