音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

AD7934-6 Datasheet

  • AD7934-6

  • 4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer

  • 30頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

AD7934-6
AD7934-6 to ADSP-21065L Interface
Figure 42 shows a typical interface between the AD7934-6 and
the ADSP-21065L SHARC processor. This interface is an
example of one of three DMA handshake modes. The MSx
control line is actually three memory select lines. Internal
ADDR
25鈥?4
are decoded into MS
3-0
. These lines are then asserted
as chip selects. The DMAR
1
(DMA request 1) is used in this
setup as the interrupt to signal the end of the conversion. The
rest of the interface is a standard handshaking operation.
DSP/USER SYSTEM
INT
X
DMD0 TO DMD15
DATA BUS
A0 TO A15
ADDRESS BUS
DSP/USER SYSTEM
CONVST
TMS32020/
TMS320C25/
TMS320C50
1
IS
AD7934-6
1
ADDRESS
EN DECODER
CS
READY
MSC
STRB
R/W
TMS320C25
ONLY
WR
RD
BUSY
04752-046
04752-047
ADDR
0
TO ADDR
23
ADDRESS BUS
CONVST
DB11 TO DB0
MS
X
ADDRESS
LATCH
ADDRESS BUS
AD7934-6
1
1
ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 43. Interfacing to the TMS32020/C25/C5x
ADSP-21065L
1
DMAR
1
RD
WR
ADDRESS
DECODER
CS
BUSY
RD
WR
DB0 TO DB11
04752-045
AD7934-6 to 80C186 Interface
Figure 44 shows the AD7934-6 interfaced to the 80C186
microprocessor. The 80C186 DMA controller provides two
independent high speed DMA channels where data transfer can
occur between memory and I/O spaces. Each data transfer
consumes two bus cycles, one cycle to fetch data and the other to
store data. After the AD7934-6 has finished a conversion, the
BUSY line generates a DMA request to Channel 1 (DRQ1).
Because of the interrupt, the processor performs a DMA READ
operation that also resets the interrupt latch. Sufficient priority
must be assigned to the DMA channel to ensure that the DMA
request is serviced before the completion of the next conversion.
碌P/USER
SYSTEM
D0 TO D31
DATA BUS
1
ADDITIONAL PINS REMOVED FOR CLARITY.
Figure 42. Interfacing to the ADSP-21065L
AD7934-6 to TMS32020, TMS320C25, and TMS320C5x
Interface
Parallel interfaces between the AD7934-6 and the TMS32020,
TMS320C25, and TMS320C5x family of DSPs are shown in
Figure 43. The memory-mapped address chosen for the
AD7934-6 should be chosen to fall in the I/O memory space of
the DSPs. The parallel interface on the AD7934-6 is fast enough
to interface to the TMS32020 with no extra wait states. If high
speed glue logic devices, such as the 74AS, are used to drive the
RD and the WR lines when interfacing to the TMS320C25, no
wait states are necessary. However, if slower logic is used, data
accesses could be slowed sufficiently when reading from, and
writing to, the part to require the insertion of one wait state.
Extra wait states are necessary when using the TMS320C5x at
their fastest clock speeds (see the TMS320C5x User鈥檚 Guide for
details).
Data is read from the ADC using the following instruction:
IN D, ADC
where:
D is the data memory address.
ADC is the AD7934-6 address.
AD0 TO AD15
A16 TO A19
ALE
ADDRESS/DATA BUS
CONVST
ADDRESS
LATCH
ADDRESS BUS
AD7934-6
1
80C186
1
ADDRESS
DECODER
Q
R
S
RD
WR
CS
DRQ1
BUSY
RD
WR
DATA BUS DB0 TO DB11
1
ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 44. Interfacing to the 80C186
Rev. A | Page 26 of 28

AD7934-6相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！