音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

AD7934-6 Datasheet

  • AD7934-6

  • 4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer

  • 30頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

AD7934-6
CIRCUIT INFORMATION
The AD7934-6 is a fast, 4-channel, 12-bit, single-supply,
successive approximation analog-to-digital converter.
The part operates from a 2.7 V to 5.25 V power supply
and features throughput rates up to 625 kSPS.
The AD7934-6 provides the user with an on-chip track-and-
hold, an accurate internal reference, an analog-to-digital
converter, and a parallel interface housed in a 28-lead TSSOP
package.
The AD7934-6 has four analog input channels that can be
configured to be four single-ended inputs, two fully differential
pairs or two pseudo differential pairs. An on-chip channel
sequencer allows the user to select a consecutive sequence of
channels through which the ADC can cycle with each falling
edge of CONVST.
The analog input range for the AD7934-6 is 0 to V
REF
or 0 to
2 脳 V
REF
, depending on the status of the RANGE bit in the
control register. The output coding of the ADC can be either
straight binary or twos complement, depending on the status of
the CODING bit in the control register.
The AD7934-6 provides flexible power management options to
allow users to achieve the best power performance for a given
throughput rate. These options are selected by programming
the power management bits, PM1 and PM0, in the control
register.
When the ADC starts a conversion (Figure 15), SW3 opens, and
SW1 and SW2 move to Position B, causing the comparator to
become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and charge redistribution
DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator
back into a balanced condition. When the comparator is
rebalanced, the conversion is complete. The control logic
generates the output code of the ADC. The output impedances
of the sources driving the V
IN+
and the V
IN鈭?/div>
pins must match;
otherwise, the two inputs have different settling times,
resulting in errors.
CAPACITIVE
DAC
COMPARATOR
B
V
IN+
A
A
B
C
S
SW1
SW3
V
IN鈥?/div>
SW2
V
REF
C
S
CAPACITIVE
DAC
04752-024
04752-025
CONTROL
LOGIC
Figure 15. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding for the AD7934-6 is either straight binary or
twos complement, depending on the status of the CODING bit
in the control register. The designed code transitions occur at
successive LSB values (that is, 1 LSB, 2 LSBs, and so on), and the
LSB size is V
REF
/4096. The ideal transfer characteristics of the
AD7934-6 for both straight binary and twos complement output
coding are shown in Figure 16 and Figure 17, respectively.
CONVERTER OPERATION
The AD7934-6 is a successive approximation ADC based on
two capacitive digital-to-analog converters (DACs). Figure 14
and Figure 15 show simplified schematics of the ADC in
acquisition and conversion phase, respectively. The ADC
comprises control logic, SAR, and two capacitive DACs. Both
figures show the operation of the ADC in differential/pseudo
differential mode. Single-ended mode operation is similar but
V
IN鈭?/div>
is internally tied to AGND. In the acquisition phase, SW3
is closed, SW1 and SW2 are in Position A, the comparator is
held in a balanced condition, and the sampling capacitor arrays
acquire the differential signal on the input.
CAPACITIVE
DAC
COMPARATOR
B
V
IN+
A
A
B
C
S
SW1
SW3
V
IN鈥?/div>
SW2
V
REF
C
S
CAPACITIVE
DAC
04752-023
111...111
111...110
ADC CODE
111...000
011...111
1 LSB = V
REF
/4096
000...010
000...001
000...000
0V
1 LSB
ANALOG INPUT
NOTE: V
REF
IS EITHER V
REF
OR 2
脳
V
REF
+V
REF
鈥?1 LSB
CONTROL
LOGIC
Figure 16. Ideal Transfer Characteristic with Straight Binary Output Coding
Figure 14. ADC Acquisition Phase
Rev. A | Page 15 of 28

AD7934-6相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Fast, Precision Comparator
    AD
  • 英文版
    Fast. Precision Comparator
    Analog Devices
  • 英文版
    Fast, Precision Comparator
    AD [Analog...
  • 英文版
    Low Power, Low Noise Precision FET Op Amp
    AD
  • 英文版
    Low Power, Low Noise Precision FET Op Amp
    AD [Analog...
  • 英文版
    Ultralow Distortion, Ultralow Noise Op Amp
    AD
  • 英文版
    Ultralow Distortion, Ultralow Noise Op Amp
    AD [Analog...
  • 英文版
    4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-L...
    AD
  • 英文版
    4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-L...
    AD [Analog...
  • 英文版
    8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-L...
    AD
  • 英文版
    8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-L...
    AD [Analog...
  • 英文版
    Fast, Precision Comparator
    AD
  • 英文版
    Fast, Precision Comparator
    AD [Analog...
  • 英文版
    250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
    AD
  • 英文版
    250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
    AD [Analog...
  • 英文版
    2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
    AD
  • 英文版
    2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
    AD [Analog...
  • 英文版
    2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
    AD
  • 英文版
    2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
    AD [Analog...
  • 英文版
    4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-L...
    AD

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！