Preliminary Technical Data
Parameter
Gain Error
DC Bias
Power Supply Rejection
Min
Typical
TBD
1.5
TBD
Max
Units
%
V
dB
Test Conditions/Comments
ADAU1701
1kHz, 300mV
P-P
Signal at AVDD
DIGITAL I/O
Table 3. Digital I/O
Parameter
Input Voltage, HI (V
IH
)
Input Voltage, LO (V
IL
)
Input Leakage, HI (I
IH
)
Input Leakage, LO (I
IL
)
High Level Output Voltage (V
OH
), I
OH
= 1 mA
Low Level Output Voltage (V
OL
), I
OL
= 1 mA
Input Capacitance
GPIO Output Drive
Min
2.0
Typ
Max
IOVDD
0.8
10
10
0.8
5
5
Unit
V
V
渭A
渭A
V
V
pF
mA
2.0
POWER
Table 4.
Parameter
Supply Voltage
Analog Voltage
Digital Voltage
PLL Voltage
IOVDD Voltage
Supply Current
Analog Current (AVDD & PVDD)
Digital Current (DVDD)
PLL Current
Analog Current, Reset
Digital Current, Reset
PLL Current, Reset
Dissipation
Operation (AVDD, DVDD, PVDD)
2
Reset, all supplies
1
2
Comments
Min
Typ
3.3
1.8
3.3
3.3
65
40
TBD
TBD
TBD
TBD
286.5
TBD
Max
1
Unit
V
V
V
V
85
60
mA
mA
mA
mA
mA
mA
mW
mW
Maximum specifications are measured across
鈭抶x擄C
to xx擄C (case) and across VDD = xxx V to xxx V.
Power dissipation does not include IOVDD power because the current draw from this supply is dependant on loads on the digital output pins.
TEMPERATURE RANGE
Table 5.
Parameter
Functionality Guaranteed
Min
0擄C
Typ
Max
70擄C
Unit
擄C Ambient
DIGITAL TIMING
Table 6 Digital Timing
1
Parameter
MASTER CLOCK
t
MP
MCLK Period
t
MP
MCLK Period
t
MP
MCLK Period
t
MP
MCLK Period
SERIAL PORT
t
BIL
INPUT_BCLK LO Pulse Width
t
BIH
INPUT_BCLK HI Pulse Width
t
LIS
INPUT_LRCLK Setup
t
LIH
INPUT_LRCLK Hold
Comments
512 f
S
mode
384 f
S
mode
256 f
S
mode
64 f
S
mode
Min
36
48
73
291
40
40
10
10
Max
244
366
488
1953
Unit
ns
ns
ns
ns
ns
ns
ns
ns
To INPUT_BCLK rising
From INPUT_BCLK rising
Rev. PrF | Page 5 of 43