音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ADAU1701 Datasheet

  • ADAU1701

  • SigmaDSP? 28/56-Bit Audio Processor with 2ADC/4DAC

  • 40頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ADAU1701
Table 46. Serial Output Control Register (2078)
Register Bits
15:14
13
Function
Unused
OUTPUT_LRCLK Polarity
0 = Frame Begins on Falling Edge
1 = Frame Begins on Rising Edge
OUTPUT_BCLK Polarity
0 = Data Changes on Falling Edge
1 = Data Changes on Rising Edge
Master/Slave
0 = Slave
1 = Master
OUTPUT_BCLK Frequency (Master Mode only)
00 = core_clock/16
01 = core_clock/8
10 = core_clock/4
11 = core_clock/2
OUTPUT_LRCLK (Master Mode only)
00 = core_clock/1024
01 = core_clock/512
10 = core_clock/256
Frame Sync Type
0 = LRCLK
1 = Pulse
Serial Output/TDM Mode Control
0 = 8 Serial Data Outputs
1 = Enable TDM on SDATA_OUTx
MSB Position
000 = Delay by 1
001 = Delay by 0
010 = Delay by 8
011 = Delay by 12
100 = Delay by 16
101 Reserved
111 Reserved
Output Word Length
00 = 24 Bits
01 = 20 Bits
10 = 16 Bits
11 = Reserved
Preliminary Technical Data
SERIAL OUTPUT CONTROL REGISTERS
OUTPUT_LRCLK Polarity (Bit 13)
When set to 0, the left channel data is clocked when
OUTPUT_LRCLK is low, and the right channel data clocked
when OUTPUT_LRCLK is high. When set to 1, the right
channel data is clocked when OUTPUT_LRCLK is low, and the
left channel data clocked when OUTPUT_LRCLK is high.
12
OUTPUT_BCLK Polarity (Bit 12)
This bit controls on which edge of the bit clock the output data
is clocked. Data changes on the falling edge of OUTPUT_BCLK
when this bit is set to 0, and on the rising edge when this bit is
set at 1.
11
10:9
Master/Slave (Bit 11)
This bit sets whether the output port is a clock master or slave.
The default setting is slave; on power-up, Pins OUTPUT_BCLK
and OUTPUT_LRCLK are set as inputs until this bit is set to 1,
at which time they become clock outputs.
8:7
OUTPUT_BCLK Frequency (Bits 10:9)
When the output port is being used as a clock master, these bits
set the frequency of the output bit clock, which is divided down
from the internal 49.152 MHz core clock.
6
5
OUTPUT_LRCLK Frequency (Bits 8:7)
When the output port is used as a clock master, these bits set
the frequency of the output word clock on the
OUTPUT_LRCLK pins, which is divided down from the
internal 49.152 MHz
core clock.
4:2
Frame Sync Type (Bit 6)
This bit sets the type of signal on the OUTPUT_LRCLK pins.
When set to 0, the signal is a word clock with a 50% duty cycle;
when set to 1, the signal is a pulse with a duration of one bit
clock at the beginning of the data frame.
1:0
Serial Output/TDM Mode Control (Bit 5)
Setting this bit to 1 changes the output port from multiple serial
outputs to a single TDM output stream on the appropriate
SDATA_OUTx pin. This bit must be set in both serial output
control registers to enable 16-channel TDM on SDATA_OUT0.
MSB Position (Bits 4:2)
These three bits set the position of the MSB of data with respect
to the LRCLK edge. The data output of the ADAU1701 is always
MSB first.
Output Word Length (Bits 1:0)
These bits set the word length of the output data-word. All bits
following the LSB are set to 0.
Rev. PrF | Page 34 of 43

ADAU1701相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！