音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ADAU1701 Datasheet

  • ADAU1701

  • SigmaDSP? 28/56-Bit Audio Processor with 2ADC/4DAC

  • 1329.98KB

  • 40頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

ADAU1701
34
35
36
37
PWR
A_OUT
PWR
PWR
PVDD
PLL_LF
AVDD
AGND
Preliminary Technical Data
PVDD with a 100 nF capacitor.
PVDD is the 3.3 V power supply for the PLL and the auxiliary ADC鈥檚 analog
section. This should be decoupled to PGND with a 100 nF capacitor.
PLL Loop Filter connection. Two capacitors and a resistor need to be connected
to this pin as shown in the Setting Master Clock/PLL Mode section.
AVDD is a 3.3 V Analog Supply. This should be decoupled to AGND with a 100 nF
capacitor.
AGND is an analog ground pin. The AGND, DGND, and PGND pins can be tied
directly together in a common ground plane. AGND should be decoupled to an
AVDD pin with a 100 nF capacitor.
PLL_MODE0 and PLL_MODE1 set the output frequency of the master clock PLL.
See the Setting Master Clock/PLL Mode section for more details.
CM is the common mode reference. A 47 渭F decoupling capacitor should be
connected between this pin and ground to reduce crosstalk between the ADCs
and DACs. The capacitor鈥檚 material is not critical.
FILTD is the DAC filter decoupling pin, which should be connected to a 10 渭F
capacitor to ground. The capacitor鈥檚 material is not critical.
AGND is an analog ground pin. The AGND, DGND, and PGND pins can be tied
directly together in a common ground plane. AGND should be decoupled to an
AVDD pin with a 100 nF capacitor.
VOUT0-3 are the DAC outputs. Full-scale output voltage is 0.9 Vrms. These
outputs can be used with either active or passive output reconstruction filters.
38
39
40
D_IN
D_IN
A_OUT
PLL_MODE0
PLL_MODE1
CM
41
42
A_OUT
PWR
FILTD
AGND
43
44
45
46
47
48
A_OUT
A_OUT
A_OUT
A_OUT
A_OUT
PWR
VOUT3
VOUT2
VOUT1
VOUT0
FILTA
AVDD
FILTA is the ADC filter decoupling pin, which should be connected to a 10 渭F
capacitor to ground. The capacitor鈥檚 material is not critical.
AVDD is a 3.3 V Analog Supply. This should be decoupled to AGND with a 100 nF
capacitor.
1
PWR = Power/Ground, A_IN = analog input, D_IN = digital input, A_OUT = analog output, D_IO = digital input/output, D/A_IO = digital/analog input/output
Rev. PrF | Page 12 of 43

ADAU1701相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！