音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ADAU1702 Datasheet

  • ADAU1702

  • SigmaDSP? 28/56-Bit Audio Processor with 2ADC/4DAC

  • 38頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ADAU1702
2076 (0x081C)鈥擠SP CORE CONTROL REGISTER
Table 46.
D15
RSVD
D14
RSVD
D13
GD1
D12
GD0
D11
RSVD
D10
RSVD
D9
RSVD
D8
AACW
D7
GPCW
D6
IFCW
D5
IST
D4
ADM
D3
DAM
D2
CR
D1
SR1
D0
SR0
Default
0x0000
Table 47. DSP Core Control Register
Bit Name
GD [1:0]
GPIO Debounce Control
Description
Sets debounce time of multipurpose pins that are set as GPIO inputs.
GD [1:0]
Time (ms)
00
20
01
40
10
10
11
5
Setting this bit allows data to be written directly to the auxiliary ADC data registers (2057 to 2060) from the
control port. When this bit is set, the auxiliary ADC data registers ignores the settings on the multipurpose pins.
AACW
Auxiliary ADC Data
Registers Control Port
Write Mode
GPCW
GPIO Pin Setting Register
Control Port Write Mode
IFCW
Interface Registers
Control Port Write Mode
IST
Initiate Safeload Transfer
ADM
Mute ADCs
DAM
Mute DACs
CR
Clear Internal
Registers to 0
SR [1:0]
Sample Rate
When this bit is set, the GPIO pin setting register (2056) can be written to directly from the control port and
this register ignores the input settings on the multipurpose pins.
When this bit is set, data can be written directly to the interface registers (2048 to 2055) from the control port.
In that state, the interface registers are not written from the SigmaDSP program.
Setting this bit to 1 initiates a safeload transfer to the parameter RAM. This bit is automatically cleared when
the operation is complete. There are five safeload register pairs (address/data); only those registers that have
been written since the last safeload event are transferred to the parameter RAM.
This bit mutes the output of the ADCs. The bit defaults to 0 and is active low; therefore, it must be set to 1 to
transmit audio signals from the ADCs.
This bit mutes the output of the DACs. The bit defaults to 0 and is active low; therefore, it must be set to 1 to
transmit audio signals from the DACs.
This bit defaults to 0 and is active low. It must be set to 1 for a signal to pass through the SigmaDSP core.
These bits set the number of DSP instructions for every sample and the sample rate at which the ADAU1702
operates. At the default setting of 1脳, there are 512 instructions per audio sample. This setting should be used
with sample rates such as 48 kHz and 44.1 kHz.
At the 2脳 setting, the number of instructions per frame is halved to 256 and the ADCs and DACs nominally run
at a 96 kHz sample rate.
At the 4脳 setting, there are 128 instructions per cycle and the converters run at a 192 kHz sample rate.
SR [1:0] Setting
00
1脳 (512 instructions)
01
2脳 (256 instructions)
10
4脳 (128 instructions)
11
Reserved
Rev. 0 | Page 38 of 52

ADAU1702相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！