鈮?/div>
5.00
MIN
9.5
鈭?0
2
200
100
6
TYP
15
13.0
0
MAX
19
16.5
20
VDD
300
UNIT
碌A
A
mV
V
ns
ns
rectifier zero current comparator
PARAMETER
VSW
Sense voltage to turn off
rectifier
TPS40000
TPS40002
TEST CONDITIONS
LDRV output OFF
MIN
鈭?5
TYP
鈭?
75
MAX
鈭?
UNIT
mV
ns
SW leading edge blanking pulse in zero
current detection
predictive delay
PARAMETER
VSWP
TLDHD
THDLD
Sense threshold to modulate delay time
Maximum delay modulation range time
Predictive counter delay time per bit
Maximum delay modulation range
Predictive counter delay time per bit
LDRV OFF 鈭?to 鈭?HDRV ON
LDRV OFF 鈭?to 鈭?HDRV ON
HDRV OFF 鈭?to 鈭?LDRV ON
HDRV OFF 鈭?to 鈭?LDRV ON
50
3.0
40
2.4
TEST CONDITIONS
MIN
TYP
鈭?50
75
4.5
65
4.0
100
6.2
90
5.6
MAX
UNIT
mV
ns
ns
ns
ns
shutdown
PARAMETER
VSD
VEN
Shutdown threshold voltage
Device active threshold voltage
TEST CONDITIONS
Outputs OFF
MIN
0.09
0.14
TYP
0.13
0.17
MAX
0.18
0.21
UNIT
V
V
soft start
PARAMETER
ISS
VSS
Soft-start source current
Soft-start clamp voltage
TEST CONDITIONS
Outputs OFF
MIN
2.0
1.1
TYP
3.7
1.5
MAX
5.4
1.9
UNIT
碌A
V
bootstrap
PARAMETER
RBOOT
(1)
(2)
Bootstrap switch resistance
TEST CONDITIONS
VDD = 3.3 V
VDD = 5 V
MIN
TYP
50
35
MAX
100
70
UNIT
鈩?/div>
Ensured by design. Not production tested.
At VDD input voltage of 2.25 V, derate the maximum duty cycle by 3%.
4
www.ti.com
prev
next