鈭?/div>
V
26
30
Figure 3.
Figure 4.
PROGRAMMING THE RAMP GENERATOR CIRCUIT AND UVLO FUNCTION
The ramp generator circuit provides the actual ramp used by the PWM comparator and provides voltage
feed-forward by varying the PWM ramp slope as the line voltage changes. As the input voltage to the converter
increases, the slope of the PWM ramp increase by a proportionate amount. The programmable UVLO circuit
works by monitoring the level reached by the PWM ramp during a clock cycle. The PWM ramp must reach
approximately 1 V in amplitude during a clock cycle, or the converter is not be allowed to start. This
programmable UVLO point is set via a single resistor (R
KFF
) connected from KFF to VDD. R
KFF
, V
START
and R
RT
are related by (approximately)
R
KFF
V
UVLO(on)
+
0.018 R
KFF
)
5
)
0.5
R
T
(4)
where
鈥?/div>
鈥?/div>
V
UVLO(on)
is in volts
R
KFF
and R
T
are in k鈩?/div>
This yields typical numbers for the programmed startup voltage. The minimum and maximum values may vary up
鹵15% from this number.
Figure 5
through
Figure 7
show the typical relationship of V
UVLO(on)
, V
UVLO(off)
and R
KFF
at
three common frequencies.
10
prev
next