音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS1390 Datasheet

  • DS1390

  • Low-Voltage SPI/3-Wire RTCs with Trickle Charger

  • MAXIM   MAXIM

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Low-Voltage SPI/3-Wire RTCs with
Trickle Charger
DS1390/DS1391/DS1392/DS1393
CS
SCLK
DIN
W/R
DOUT
A6
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
HIGH IMPEDANCE
Figure 11. SPI Single-Byte Write
CS
SCLK
DIN
W/R
DOUT
A6
A5
A4
A3
A2
A1
A0
HIGH IMPEDANCE
D7
D6
D5
D4
D3
D2
D1
D0
Figure 12. SPI Single-Byte Read
SPI Serial-Data Bus
The DS1390/DS1391 provide a 4-wire SPI serial-data
bus to communicate in systems with an SPI host con-
troller. Both devices support single-byte and multiple-
byte data transfers for maximum flexibility. The DIN and
DOUT pins are the serial-data input and output pins,
respectively. The
CS
input initiates and terminates a
data transfer. The SCLK pin synchronizes data move-
ment between the master (microcontroller) and the
slave (DS1390/DS1391) devices. The shift clock
(SCLK), which is generated by the microcontroller, is
active only during address and data transfer to any
device on the SPI bus. Input data (DIN) is latched on
the internal strobe edge and output data (DOUT) is
shifted out on the shift edge (Figure 10). There is one
clock for each bit transferred. Address and data bits
are transferred in groups of eight.
Address and data bytes are shifted MSB first into the
serial-data input (DIN) and out of the serial-data output
(DOUT). Any transfer requires the address of the byte
to specify a write or read, followed by one or more
bytes of data. Data is transferred out of the DOUT pin
for a read operation and into the DIN for a write opera-
tion (Figures 11 and 12).
The address byte is always the first byte entered after
CS
is driven low. The most significant bit (W/R) of this
byte determines if a read or write takes place. If W/R is
0, one or more read cycles occur. If W/R is 1, one or
more write cycles occur.
Data transfers can occur one byte at a time or in multi-
ple-byte burst mode. After
CS
is driven low, an address
is written to the DS1390/DS1391. After the address, one
or more data bytes can be written or read. For a single-
byte transfer, one byte is read or written and then
CS
is
driven high. For a multiple-byte transfer, however, multi-
ple bytes can be read or written after the address has
been written. Each read or write cycle causes the RTC
register address to automatically increment.
Incrementing continues until the device is disabled.
The address wraps to 00h after incrementing to 0Fh
(during a read) and wraps to 80h after incrementing to
8Fh (during a write). Note, however, that an updated
copy of the time is only loaded into the user-accessible
copy upon the falling edge of
CS.
Reading the RTC
registers in a continuous loop does not show the time
advancing.
____________________________________________________________________
19

DS1390 PDF文件相關(guān)型號

DS1390-DS1393,DS1390U-18,DS1390U-3,DS1391U-18,DS1391U-3,DS1392U-18,DS1392U-3,DS1393U-18,DS1393U-3

DS1390相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！