音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS1305 Datasheet

  • DS1305

  • Serial Alarm Real Time Clock (RTC)

  • Dallas   Dallas

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DS1305
TIME OF DAY ALARM MASK BITS Table 1
ALARM REGISTER MASK BITS (BIT 7)
SECONDS MINUTES
HOURS
DAYS
1
1
1
1
0
1
1
1
0
0
1
1
0
0
0
1
0
0
0
0
Alarm once per second
Alarm when seconds match
Alarm when minutes and seconds match
Alarm hours, minutes and seconds match
Alarm day, hours, minutes and seconds match
SPECIAL PURPOSE REGISTERS
The DS1305 has three additional registers (Control Register, Status Register and Trickle Charger
Register) that control the real time clock, interrupts and trickle charger.
CONTROL REGISTER (READ 0FH, WRITE 8FH)
BIT7
EOSC
EOSC
(Enable
BIT6
WP
BIT5
0
BIT4
0
BIT3
0
BIT2
INTCN
BIT1
AIE1
BIT0
AIE0
oscillator)
- This bit when set to logic 0 will start the oscillator. When this bit is set to a
logic 1, the oscillator is stopped and the DS1305 is placed into a low-power standby mode with a current
drain of less than 100 nanoamps when power is supplied by V
BAT
or V
CC2
. The initial power on state is
not defined.
WP (Write Protect)
- Before any write operation to the clock or RAM, this bit must be logic 0. When
high, the write protect bit prevents a write operation to any register, including bits 0, 1, 2 and 7 of the
control register. Upon initial power up, the state of the WP bit is undefined. Therefore the WP bit should
be cleared before attempting to write to the device.
INTCN (Interrupt Control)
- This bit controls the relationship between the two time of day alarms and
the interrupt output pins. When the INTCN bit is set to a logic 1, a match between the timekeeping
registers and the Alarm 0 registers will activate the
INT0
pin (provided that the alarm is enabled) and a
match between the timekeeping registers and the Alarm 1 registers will activate the
INT1
pin (provided
that the alarm is enabled). When the INTCN bit is set to a logic 0, a match between the timekeeping
registers and either Alarm 0 or Alarm 1 will activate the
INT0
pin (provided that the alarms are enabled).
INT1
has no function when INTCN is set to a logic 0.
AIE0 (Alarm Interrupt Enable 0)
- When set to a logic 1, this bit permits the Interrupt 0 Request Flag
(IRQF0) bit in the status register to assert
INT0
.
When the AIE0 bit is set to logic 0, the IRQF0 bit does
not initiate the
INT0
signal.
AIE1 (Alarm Interrupt Enable 1)
- When set to a logic 1, this bit permits the Interrupt 1 Request Flag
(IRQF1) bit in the status register to assert
INT1
(when INTCN=1) or to assert
INT0
(when INTCN=0).
When the AIE1 bit is set to logic 0, the IRQF1 bit does not initiate an interrupt signal.
7 of 22

DS1305 產(chǎn)品屬性

  • Lead (SnPb) Finish for COTSObsolescence Mitigation Program

  • 25

  • 集成電路 (IC)

  • 時鐘/計時 - 實時時鐘

  • -

  • 時鐘/日歷

  • 警報器，閏年，NVSRAM，涓流充電器

  • 96B

  • HH:MM:SS（12/24 小時）

  • YY-MM-DD-dd

  • SPI

  • 2 V ~ 5.5 V

  • 2 V ~ 5.5 V

  • 0°C ~ 70°C

  • 通孔

  • 16-DIP（0.300"，7.62mm）

  • 16-PDIP

  • 管件

DS1305相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！