音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ZL50018QCC Datasheet

  • ZL50018QCC

  • 2 K Digital Switch with Enhanced Stratum 3 DPLL

  • 136頁(yè)

  • ZARLINK   ZARLINK

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

ZL50018
2 K Digital Switch with Enhanced
Stratum 3 DPLL
Data Sheet
Features
鈥?/div>
2048 channel x 2048 channel non-blocking digital
Time Division Multiplex (TDM) switch at 8.192
and 16.384 Mbps or using a combination of ports
running at 2.048, 4.096, 8.192 and/or
16.384 Mbps
32 serial TDM input, 32 serial TDM output
streams
Integrated Digital Phase-Locked Loop (DPLL)
exceeds Telcordia GR-1244-CORE Stratum 3
specifications
Output clocks have less than 1 ns of jitter (except
for the 1.544 MHz output)
DPLL provides holdover, freerun and jitter
attenuation features with four independent
reference source inputs
鈥?/div>
Ordering Information
ZL50018GAC
ZL50018QCC
256 Ball PBGA
256 Lead LQFP
Trays
Trays
July 2005
鈥?/div>
鈥?/div>
-40擄C to +85擄C
Programmable key DPLL parameters (filter corner
frequency, locking range, auto-holdover
hysteresis range, phase slope, lock detector
range)
Exceptional input clock cycle to cycle variation
tolerance (20 ns for all rates)
Output streams can be configured as bi-
directional for connection to backplanes
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
V
DD_CORE
V
DD_IO
V
DD_COREA
V
DD_IOA
V
SS
RESET
ODE
STi[31:0]
FPi
CKi
MODE_4M0
MODE_4M1
REF0
REF1
REF2
REF3
REF_FAIL0
REF_FAIL1
REF_FAIL2
REF_FAIL3
S/P Converter
Data Memory
P/S Converter
STio[31:0]
Input Timing
Connection Memory
Output HiZ
Control
STOHZ[15:0]
DPLL
Output Timing
FPo[3:0]
CKo[5:0]
FPo_OFF[2:0]
OSC_EN
OSC
Internal Registers &
Microprocessor Interface
Test Port
TDi
OSCo
DS_RD
R/W_WR
Figure 1 - ZL50018 Functional Block Diagram
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved.
MOT_INTEL
DTA_RDY
D[15:0]
A[13:0]
OSCi
TRST
TMS
TCK
TDo
IRQ
CS

ZL50018QCC相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Flexible 512 Channel DX with Enhanced DPLL
    ZARLINK [Z...
  • 英文版
    Flexible 512 Channel DX with on-chip DPLL
    ZARLINK [Z...
  • 英文版
    Flexible 512-ch Digital Switch
    ZARLINK
  • 英文版
    Flexible 512-ch Digital Switch
    ZARLINK [Z...
  • 英文版
    Enhanced 1 K Digital Switch with Stratum 4E DPLL
    ZARLINK
  • 英文版
    Enhanced 1 K Digital Switch with Stratum 4E DPLL
    ZARLINK [Z...
  • 英文版
    Enhanced 1 K Digital Switch
    ZARLINK [Z...
  • 英文版
    1 K Digital Switch
    ZARLINK [Z...
  • 英文版
    2 K Digital Switch with Enhanced Stratum 3 DPLL
    ZARLINK
  • 英文版
    2 K Digital Switch with Enhanced Stratum 3 DPLL
    ZARLINK [Z...
  • 英文版
    Enhanced 2 K Digital Switch with Stratum 4E DPLL
    ZARLINK
  • 英文版
    Enhanced 2 K Digital Switch with Stratum 4E DPLL
    ZARLINK [Z...
  • 英文版
    Enhanced 2 K Digital Switch
    ZARLINK [Z...
  • 英文版
    Enhanced 4 K Digital Switch with Stratum 3 DPLL
    ZARLINK [Z...
  • 英文版
    Enhanced 4 K Digital Switch with Stratum 4E DPLL
    ZARLINK
  • 英文版
    Enhanced 4 K Digital Switch with Stratum 4E DPLL
    ZARLINK [Z...
  • 英文版
    Enhanced 4 K Digital Switch
    ZARLINK
  • 英文版
    Enhanced 4 K Digital Switch
    ZARLINK [Z...
  • 英文版
    Flexible 4 K x 2 K Channel Digital Switch with H.110 Interfa...
    ZARLINK
  • 英文版
    Flexible 4 K x 2 K Channel Digital Switch with H.110 Interfa...
    ZARLINK [Z...

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù):
賣(mài)家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!