鈥?/div>
Ordering Information
ZL38002QDG
48 Pin TQFP
ZL38002QDG1 48 Pin TQFP*
ZL38002DGA1 36 Pin QSOP*
ZL38002DGB1 36 Pin QSOP*
* Pb Free Matte Tin
-40擄C to 85擄C
User gain control provided for speaker path
(-24 dB to +21 dB in 3 dB steps)
Adjustable gain pads from -24 dB to +21 dB at
Xin, Sin and Sout to compensate for different
system requirements
AGC on speaker path
Handles up to -6 dB acoustic echo return loss
(with the appropriate gain pad settings)
Transparent data transfer and mute options
20 MHz master clock operation
Low power mode during PCM Bypass
Bootloadable for future factory software upgrades
2.7 V to 3.6 V supply voltage; 5 V-tolerant inputs
Trays
Trays
Tubes
Tape and Reel
August 2005
Limiter
Sin
MD1
NBSD
CONTROL
Adaptive
Filter
UNIT
Double
Talk
Detector
R
1
R
1
NBSD
Program
ROM
Program
RAM
碌
/A-Law/
Linear
HP
Filter
Gain
Pad
S
1
+
+
-
S
2
ADV
NLP
Noise
Reduction
Gain
Pad
Linear/
碌/A-Law
Sout
DATA1
DATA2
ACOUSTIC ECHO PATH
Micro
Interface
Gain
Pad
Howling
Controller
MD2
Rout
L
inear/
碌
/A-Law
Limiter
SCLK
-24 -> +21dB
CS
HP
Filter
碌
/A-Law/
Linear
AGC
User
Gain
Rin
VDD
VSS
RESET
FORMAT
ENA2
ENA1
LAW
F0i
BCLK/C4i
MCLK
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2005, Zarlink Semiconductor Inc. All Rights Reserved.