日韩激情永久免费,正规成人网站国内外成人激情,日韩欧美自拍电影

Supports Telcordia GR-1244-CORE Stratum 4

timing for DS1 interfaces

Supports ETSI ETS 300 011, TBR 4, TBR 12 and

TBR 13 timing for E1 interfaces

Selectable 19.44 MHz, 2.048MHz, 1.544MHz or

8kHz input reference signals

Provides C1.5, C2, C4, C6, C8, C16, and C19

(STS-3/OC3 clock divided by 8) output clock

signals

Provides 5 styles of 8 KHz framing pulses

Holdover frequency accuracy of 0.05 PPM

Holdover indication

Attenuates wander from 1.9Hz

Fast lock mode

Provides Time Interval Error (TIE) correction

Accepts reference inputs from two independent

sources

JTAG Boundary Scan

鈥?/div>

Ordering Information

ZL30409/DDA

ZL30409/DDB

48 pin SSOP

48 pin SSOP (Tape and Reel)

November 2003

-40擄C to +85擄C

Applications

鈥?/div>

Synchronization and timing control for multitrunk

T1,E1 and STS-3/OC3 systems

ST-BUS clock and frame pulse sources

鈥?/div>

Description

The ZL30409 T1/E1 System Synchronizer contains a

digital phase-locked loop (DPLL), which provides timing

and synchronization signals for multitrunk T1 and E1

primary rate transmission links.

The ZL30409 generates ST-BUS clock and framing

signals that are phase locked to either a 19.44 MHz,

2.048MHz, 1.544MHz, or 8kHz input reference.

OSCi

OSCo

TCLR

LOCK

V

DD

GND

Master Clock

TCK

TDI

TMS

TRST

TDO

PRI

SEC

IEEE

1149.1a

TIE

Corrector

Circuit

Selected

Reference

Select

MUX

Reference

Select

TIE

Corrector

Enable

Virtual

Reference

DPLL

Output

Interface

Circuit

State

Select

Input

Impairment

Monitor

State

Select

C19o

C1.5o

C2o

C4o

C6o

C8o

C16o

F0o

F8o

F16o

RSP

TSP

RSEL

Control State Machine

Feedback

Frequency

Select

MUX

MS1 MS2

RST

HOLDOVER PCCi FLOCK

FS1

FS2

Figure 1 - Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,

France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

1

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

型號

版本

描述

廠商

下載
ZL30100

英文版

T1/E1 System Synchronizer

ZL30100
ZL30100

英文版

T1/E1 System Synchronizer

ZARLINK [Z...

ZL30100
ZL30101

英文版

T1/E1 Stratum 3 System Synchronizer

ZL30101
ZL30101

英文版

T1/E1 Stratum 3 System Synchronizer

ZARLINK [Z...

ZL30101
ZL30102

英文版

T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for D...

ZL30102
ZL30102

英文版

T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for D...

ZARLINK [Z...

ZL30102
ZL30105

英文版

T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for A...

ZL30105
ZL30105

英文版

T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for A...

ZARLINK [Z...

ZL30105
ZL30106

英文版

SONET/SDH/PDH Network Interface DPLL

ZL30106
ZL30106

英文版

SONET/SDH/PDH Network Interface DPLL

ZARLINK [Z...

ZL30106
ZL30107

英文版

GbE Line Card Synchronizer

ZARLINK [Z...

ZL30107
ZL30108

英文版

Network Interface DPLL

ZL30108
ZL30108

英文版

Network Interface DPLL

ZARLINK [Z...

ZL30108
ZL30109

英文版

DS1/E1 System Synchronizer with 19.44 MHz Output

ZL30109
ZL30109

英文版

DS1/E1 System Synchronizer with 19.44 MHz Output

ZARLINK [Z...

ZL30109
ZL30110

英文版

Telecom Rate Conversion DPLL

ZARLINK [Z...

ZL30110
ZL30111

英文版

POTS Line Card PLL

ZARLINK [Z...

ZL30111
ZL30116

英文版

SONET/SDH OC-48/OC-192 System Synchronizer

ZARLINK [Z...

ZL30116
ZL30117

英文版

SONET/SDH OC-48/OC-192 Line Card Synchronizer

ZARLINK [Z...

ZL30117
ZL30119

英文版

Low Jitter Line Card Synchronizer

ZARLINK [Z...

ZL30119

ZL30409/DDA Datasheet

PDF預覽

ZL30409/DDA相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

ZL30409/DDA Datasheet

PDF預覽

ZL30409/DDA相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

建議反饋

PDF糾錯X