音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XRT73LC03AIV Datasheet

  • XRT73LC03AIV

  • 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT

  • 671.33KB

  • 61頁

  • EXAR   EXAR

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

XRT73LC03A
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
OCTOBER 2003
REV. 1.0.1
GENERAL DESCRIPTION
The XRT73LC03A, 3-Channel, DS3/E3/STS-1 Line
Interface Unit is a low power CMOS version of the
XRT73L03A and consists of three independent line
transmitters and receivers integrated on a single chip
designed for DS3, E3 or SONET STS-1 applications.
Each channel of the XRT73LC03A can be configured
to support the E3 (34.368 Mbps), DS3 (44.736 Mbps)
or the SONET STS-1 (51.84 Mbps) rates. Each
channel can be configured to operate in a mode/data
rate that is independent of the other channels.
In the transmit direction, each channel encodes input
data to either B3ZS (DS3/STS-1) or HDB3 (E3) for-
mat and converts the data into the appropriate pulse
shapes for transmission over coaxial cable via a 1:1
transformer.
In the receive direction, the XRT73LC03A performs
equalization on incoming signals, performs Clock Re-
covery, decodes data from either B3ZS or HDB3 for-
mat, converts the receive data into TTL/CMOS for-
mat, checks for LOS or LOL conditions and detects
and declares the occurrence of Line Code Violations.
FEATURES
鈥?/div>
Incorporates an improved Timing Recovery circuit
and is pin and functional compatible to XRT73L03A
鈥?/div>
Meets E3/DS3/STS-1 Jitter Tolerance Require-
ments
鈥?/div>
Contains a 4-Wire Microprocessor Serial Interface
鈥?/div>
Full Loop-Back Capability
鈥?/div>
Transmit and Receive Power Down Modes
鈥?/div>
Full Redundancy Support
鈥?/div>
Uses Minimum External components
鈥?/div>
Single +3.3V Power Supply
鈥?/div>
Low power CMOS design
鈥?/div>
5V tolerant I/O
鈥?/div>
-40擄C to +85擄C Operating Temperature Range
鈥?/div>
Available in a 120 pin LQFP package
APPLICATIONS
鈥?/div>
Digital Cross Connect Systems
鈥?/div>
CSU/DSU Equipment
鈥?/div>
Routers
鈥?/div>
Fiber Optic Terminals
鈥?/div>
Multiplexers
鈥?/div>
ATM Switches
F
IGURE
1. XRT73LC03A B
LOCK
D
IAGRAM
E3_(n)
STS-1/DS3_(n)
Host/(HW)
RLOL_(n) EXClk_(n)
RxOFF
RxClkINV
RTIP_(n)
RRing_(n)
REQEN_(n)
AGC/
Equalizer
Peak
Detector
Slicer
Clock
Recovery
Data
Recovery
Invert
RxClk_(n)
LOSTHR_(n)
SDI
SDO
SClk
CS
REGR
Serial
Processor
Interface
LOS Detector
HDB3/
B3ZS
Decoder
RPOS_(n)
RNEG_(n)
LCV_(n)
ENDECDIS
RLOS_(n)
LLB_(n)
RLB_(n)
TAOS_(n)
Loop MUX
TTIP_(n)
Pulse
Shaping
TRing_(n)
MTIP_(n)
MRing_(n)
DMO_(n)
Tx
Control
HDB3/
B3ZS
Encoder
Transmit
Logic
Duty Cycle Adjust
TPData_(n)
TNData_(n)
TxClk_(n)
TxLEV_(n)
TxOFF_(n)
Device
Monitor
Channel 0 - (n) = 0
Channel 1 - (n) = 1
Channel 2 - (n) = 2
Notes: 1. (n) = 0, 1, or 2 for respective Channels
2. Serial Processor Interface input pins are shared by the three Channels in HOST Mode and redefined in Hardware Mode.
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
鈥?/div>
(510) 668-7000
鈥?/div>
FAX (510) 668-7017
鈥?/div>
www.exar.com

XRT73LC03AIV 產(chǎn)品屬性

  • XRT73LC03A

  • 72

  • 集成電路 (IC)

  • 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器

  • -

  • 線路接口裝置（LIU）

  • 3/3

  • DS3，E3，STS-1

  • 3.135 V ~ 3.465 V

  • 表面貼裝

  • 120-LQFP

  • 120-LQFP（14x20）

  • 托盤

XRT73LC03AIV相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！