音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XQ1701LSERIES Datasheet

  • XQ1701LSERIES

  • QPro Series Configuration PROMs (XQ) including Radiation-Har...

  • 17頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

0
R
QPro XQ18V04 (XQR18V04) QML
In-System Programmable
Configuration PROMs
5
DS082 (v1.2) November 5, 2001
0
Preliminary Product Specification
Features
鈥?/div>
In-system programmable 3.3V PROMs for
configuration of Xilinx FPGAs
-
-
鈥?/div>
鈥?/div>
鈥?/div>
Endurance of 2,000 program/erase cycles
Program/erase over full military temperature range
Radiation Hardenned XQR18V04
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Fabricated on Epitaxial Substrate
Latch-Up Immune to >120 LET
Guaranteed TID of 40 kRad(Si)
Supports SEU Scrubbing
IEEE Std 1149.1 boundary-scan (JTAG) support
Cascadable for storing longer or multiple bitstreams
Dual configuration modes
-
-
Serial Slow/Fast configuration (up to 33 MHz)
Parallel (up to 264 Mbps at 33 MHz)
Description
Xilinx introduces the QPro鈩?XQ18V04 and XQR18V04
series of QML in-system programmable and radiation hard-
ened configuration PROMs. Initial devices in this 3.3V fam-
ily are a 4-megabit PROM that provide an easy-to-use,
cost-effective method for re-programming and storing large
Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after the rising CCLK, data is available on the PROM
DATA (D0) pin that is connected to the FPGA D
IN
pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. When the FPGA is in Slave
Serial mode, the PROM and the FPGA are clocked by an
external clock.
When the FPGA is in Express or SelectMAP Mode, an
external oscillator will generate the configuration clock that
drives the PROM and the FPGA. After the rising CCLK
edge, data are available on the PROMs DATA (D0-D7) pins.
The data will be clocked into the FPGA on the following ris-
ing edge of the CCLK. Neither Express nor SelectMAP uti-
lize a Length Count, so a free-running oscillator may be
used. See
Figure 6.
OE/Reset
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Low-power advanced CMOS FLASH process
5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals.
3.3V or 2.5V output capability
Available in CC44 and VQ44 packages.
Design support using the Xilinx Alliance鈩?and
Foundation鈩?series software packages.
JTAG command initiation of standard FPGA
configuration.
Available to Standard Microcircuit Drawing
5962-01525.
-
For more information contact Defense Supply
Center Columbus (DSCC) at
http://www.dscc.dla.mil
CLK CE
TCK
TMS
TDI
TDO
Control
and
JTAG
Interface
Data
Memory
Address
Data
Serial
or
Parallel
Interface
7
CEO
D0 DATA
(Serial or Parallel
[Express/SelectMAP] Mode)
D[1:7]
Express Mode and
SelectMAP Interface
CF
DS026_01_021000
Figure 1:
XQ18V04 Series Block Diagram
漏 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS082 (v1.2) November 5, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1

XQ1701LSERIES相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！