音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XC9572XL-10VQ64I Datasheet

  • XC9572XL-10VQ64I

  • XC9572XL High Performance CPLD

  • 8頁(yè)

  • XILINX   XILINX

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

0
R
XC9572XL High Performance
CPLD
0
5
DS057 (v1.1) August 28, 2000
Preliminary Product Specification
cations and computing systems. It is comprised of four
54V18 Function Blocks, providing 1,600 usable gates with
propagation delays of 5 ns. See
Figure 2
for architecture
overview.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
5 ns pin-to-pin logic delays
System frequency up to 178 MHz
72 macrocells with 1,600 usable gates
Available in small footprint packages
- 44-pin PLCC (34 user I/O pins)
- 44-pin VQFP (34 user I/O pins)
- 48-pin CSP (38 user I/O pins)
- 64-pin VQFP (52 user I/O pins)
- 100-pin TQFP (72 user I/O pins)
Optimized for high-performance 3.3V systems
- Low power operation
- 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V
signals
- 3.3V or 2.5V output capability
- Advanced 0.35 micron feature size CMOS
FastFLASH鈩?technology
Advanced system features
- In-system programmable
- Superior pin-locking and routability with
FastCONNECT II鈩?switch matrix
- Extra wide 54-input Function Blocks
- Up to 90 product-terms per macrocell with
individual product-term allocation
- Local clock inversion with three global and one
product-term clocks
- Individual output enable per output pin
- Input hysteresis on all user and boundary-scan pin
inputs
- Bus-hold circuitry on all user pin inputs
- Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
- Endurance exceeding 10,000 program/erase
cycles
- 20 year data retention
- ESD protection exceeding 2,000V
Pin-compatible with 5V-core XC9572 device in the
44-pin PLCC package and the 100-pin TQFP package
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XL device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of I
CC
, the following equation may be
used:
I
CC
(mA) = MC
HP
(0.5) + MC
LP
(0.3) + MC(0.0045 mA/MHz) f
Where:
MC
HP
= Macrocells in high-performance (default) mode
MC
LP
= Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
This calculation is based on typical operating conditions
using a pattern of 16-bit up/down counters in each Function
Block with no output loading. The actual I
CC
value varies
with the design application and should be verified during
normal system operation.
Figure 1
shows the above estimation in a graphical form.
100
178 MHz
鈥?/div>
鈥?/div>
Typical ICC (mA)
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
80
60
Hi
g
e
hP
rf
r
a
orm
nc
e
104 MHz
40
Lo
w
Po
we
鈥?/div>
20
Description
The XC9572XL is a 3.3V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
0
100
50
150
Clock Frequency (MHz)
200
DS057_01_081500
Figure 1:
Typical I
CC
vs. Frequency for XC9572XL
漏 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS057 (v1.1) August 28, 2000
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1

XC9572XL-10VQ64I 產(chǎn)品屬性

  • 160

  • 集成電路 (IC)

  • 嵌入式 - CPLD（復(fù)雜可編程邏輯器件）

  • XC9500XL

  • 系統(tǒng)內(nèi)可編程（最少 10,000 次編程/擦除循環(huán)）

  • 10.0ns

  • 3 V ~ 3.6 V

  • 4

  • 72

  • 1600

  • 52

  • -40°C ~ 85°C

  • 表面貼裝

  • 64-TQFP

  • 64-VQFP（10x10）

  • 托盤

  • 122-1512-ND - KIT DESIGN CPLD W/BATT HOLDER

XC9572XL-10VQ64I相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    2ch. Step-up / down DC/DC Controller ICs
    TOREX
  • 英文版
    2ch. Step-up / down DC/DC Controller ICs
    TOREX [Tor...
  • 英文版
    XC9500 In-System Programmable CPLD Family
    XILINX
  • 英文版
    XC9500 In-System Programmable CPLD Family
    XILINX [Xi...
  • 英文版
    2ch. Step-up DC/DC Controller ICs.
    TOREX
  • 英文版
    2ch. Step-up DC/DC Controller ICs.
    TOREX [Tor...
  • 英文版
    2ch. Step-up / down DC/DC Controller ICs
    TOREX
  • 英文版
    2ch. Step-up / down DC/DC Controller ICs
    TOREX [Tor...
  • 英文版
    2ch Step-down DC/DC Controller ICs
    TOREX [Tor...
  • 英文版
    2ch. Step-up / Inverting DC/DC Controller ICs
    TOREX [Tor...
  • 英文版
    2ch. Step-Down / Inverting DC/DC Controller ICs
    TOREX
  • 英文版
    2ch. Step-Down / Inverting DC/DC Controller ICs
    TOREX [Tor...
  • 英文版
    Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
    TOREX [Tor...
  • 英文版
    Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
    TOREX [Tor...
  • 英文版
    Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
    TOREX
  • 英文版
    Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
    TOREX [Tor...
  • 英文版
    2 channel Synchronous Step-Down DC/DC Converter with Manual ...
    TOREX Semiconductor
  • 英文版
    XC9536 In-System Programmable CPLD
    XILINX
  • 英文版
    XC9536 In-System Programmable CPLD
    XILINX [Xi...
  • 英文版
    XC9572 In-System Programmable CPLD
    XILINX

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！