鈥?/div>
7.5 ns pin-to-pin logic delays on all pins
f
CNT
to 125 MHz
72 macrocells with 1,600 usable gates
Up to 72 user I/O pins
5 V in-system programmable (ISP)
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and
temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells
within Function Block
- Global and product term clocks, output enables, set
and reset signals
Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
Programmable power reduction mode in each
macrocell
Slew rate control on individual outputs
User programmable ground pin capability
Extended pattern security features for design protection
High-drive 24 mA outputs
3.3 V or 5 V I/O capability
Advanced CMOS 5V FastFLASH technology
Supports parallel programming of more than one
XC9500 concurrently
Available in 44-pin PLCC, 84-pin PLCC, 100-pin PQFP
and 100-pin TQFP packages
Power Management
Power dissipation can be reduced in the XC9572 by config-
uring macrocells to standard or low-power modes of opera-
tion. Unused macrocells are turned off to minimize power
dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
I
CC
(mA) =
MC
HP
(1.7) + MC
LP
(0.9) + MC (0.006 mA/MHz) f
Where:
MC
HP
= Macrocells in high-performance mode
MC
LP
= Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure 1
shows a typical calculation for the XC9572 device.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
200
erform
High P
Typical I
cc
(ma)
a n ce
(160)
(125)
100
o we r
Low P
(100)
Description
The XC9572 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of four
36V18 Function Blocks, providing 1,600 usable gates with
propagation delays of 7.5 ns. See
Figure 2
for the architec-
ture overview.
(65)
0
50
Clock Frequency (MHz)
100
Figure 1: Typical I
CC
vs. Frequency for XC9572
December 4, 1998 (Version 3.0)
1
XC9572-10PQ100I相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
2ch. Step-up / down DC/DC Controller ICs
TOREX
-
英文版
2ch. Step-up / down DC/DC Controller ICs
TOREX [Tor...
-
英文版
XC9500 In-System Programmable CPLD Family
-
英文版
XC9500 In-System Programmable CPLD Family
XILINX [Xi...
-
英文版
2ch. Step-up DC/DC Controller ICs.
TOREX
-
英文版
2ch. Step-up DC/DC Controller ICs.
TOREX [Tor...
-
英文版
2ch. Step-up / down DC/DC Controller ICs
TOREX
-
英文版
2ch. Step-up / down DC/DC Controller ICs
TOREX [Tor...
-
英文版
2ch Step-down DC/DC Controller ICs
TOREX [Tor...
-
英文版
2ch. Step-up / Inverting DC/DC Controller ICs
TOREX [Tor...
-
英文版
2ch. Step-Down / Inverting DC/DC Controller ICs
TOREX
-
英文版
2ch. Step-Down / Inverting DC/DC Controller ICs
TOREX [Tor...
-
英文版
Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
TOREX [Tor...
-
英文版
Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
TOREX [Tor...
-
英文版
Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
TOREX
-
英文版
Synchronous Step-Down DC/DC Converter with Built-In LDO Regu...
TOREX [Tor...
-
英文版
2 channel Synchronous Step-Down DC/DC Converter with Manual ...
-
英文版
XC9536 In-System Programmable CPLD
-
英文版
XC9536 In-System Programmable CPLD
XILINX [Xi...
-
英文版
XC9572 In-System Programmable CPLD
1
2
3
4
5
6
7
8
