音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XC2V3000-5FF1152I Datasheet

  • XC2V3000-5FF1152I

  • Virtex-II 1.5V Field-Programmable Gate Arrays

  • 7頁

  • XILINX   XILINX

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

0
R
Virtex-II 1.5V
Field-Programmable Gate Arrays
0
0
DS031-1 (v1.7) October 2, 2001
Advance Product Specification
Summary of Virtex
廬
-II Features
鈥?/div>
鈥?/div>
Industry First Platform FPGA Solution
IP-Immersion鈩?Architecture
- Densities from 40K to 8M system gates
- 420 MHz internal clock speed (Advance Data)
- 840+ Mb/s I/O (Advance Data)
SelectRAM鈩?Memory Hierarchy
- 3 Mb of True Dual-Port鈩?RAM in 18-Kbit block
SelectRAM resources
- Up to 1.5 Mb of distributed SelectRAM resources
- High-performance interfaces to external memory
路
DDR-SDRAM interface
路
FCRAM interface
路
QDR鈩?SRAM interface
路
Sigma RAM interface
Arithmetic Functions
- Dedicated 18-bit x 18-bit multiplier blocks
- Fast look-ahead carry logic chains
Flexible Logic Resources
- Up to 93,184 internal registers / latches with Clock
Enable
- Up to 93,184 look-up tables (LUTs) or cascadable
16-bit shift registers
- Wide multiplexers and wide-input function support
- Horizontal cascade chain and Sum-of-Products
support
- Internal 3-state bussing
High-Performance Clock Management Circuitry
- Up to 12 DCM (Digital Clock Manager) modules
路
Precise clock de-skew
路
Flexible frequency synthesis
路
High-resolution phase shifting
- 16 global clock multiplexer buffers
Active Interconnect鈩?Technology
- Fourth generation segmented routing structure
- Predictable, fast routing delay, independent of
fanout
SelectI/O-Ultra鈩?Technology
- Up to 1,108 user I/Os
- 19 single-ended standards and six differential
standards
- Programmable sink current (2 mA to 24 mA) per I/O
Digitally Controlled Impedance (DCI) I/O: on-chip
termination resistors for single-ended I/O standards
- PCI-X @ 133 MHz, PCI @ 66 MHz and 33 MHz
compliance, and CardBus compliant
- Differential Signaling
路
840 Mb/s Low-Voltage Differential Signaling I/O
(LVDS) with current mode drivers
路
Bus LVDS I/O
路
Lightning Data Transport (LDT) I/O with current
driver buffers
路
Low-Voltage Positive Emitter-Coupled Logic
(LVPECL) I/O
路
Built-in DDR Input and Output registers
- Proprietary high-performance SelectLink鈩?/div>
Technology
路
High-bandwidth data path
路
Double Data Rate (DDR) link
路
Web-based HDL generation methodology
Supported by Xilinx Foundation鈩?and Alliance鈩?/div>
Series Development Systems
- Integrated VHDL and Verilog design flows
- Compilation of 10M system gates designs
- Internet Team Design (ITD) tool
SRAM-Based In-System Configuration
- Fast SelectMAP鈩?configuration
- Triple Data Encryption Standard (DES) security
option (Bitstream Encryption)
- IEEE1532 support
- Partial reconfiguration
- Unlimited re-programmability
- Readback capability
0.15 碌m 8-Layer Metal process with 0.12 碌m
high-speed transistors
1.5 V (V
CCINT
) core power supply, dedicated 3.3 V
V
CCAUX
auxiliary and V
CCO
I/O power supplies
IEEE 1149.1 compatible boundary-scan logic support
Flip-Chip and Wire-Bond Ball Grid Array (BGA)
packages in three standard fine pitches (0.80mm,
1.00mm, and 1.27mm)
100% factory tested
-
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
漏 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS031-1 (v1.7) October 2, 2001
Advance Product Specification
www.xilinx.com
1-800-255-7778
Module 1 of 4
1

XC2V3000-5FF1152I 產(chǎn)品屬性

  • 24

  • 集成電路 (IC)

  • 嵌入式 - FPGA（現(xiàn)場可編程門陣列）

  • Virtex®-II

  • 3584

  • -

  • 1769472

  • 720

  • 3000000

  • 1.425 V ~ 1.575 V

  • 表面貼裝

  • -40°C ~ 100°C

  • 1152-BBGA，F(xiàn)CBGA

  • 1152-FCBGA（35x35）

XC2V3000-5FF1152I相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX
  • 英文版
    Field-Programmable Gate Arrays
    XILINX [Xi...
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX [Xi...
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX
  • 英文版
    IC,FPGA,20880-CELL,CMOS,BGA,896PIN,PLASTIC
    Xilinx
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX [Xi...
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX [Xi...
  • 英文版
    Virtex-II 1.5V Field-Programmable Gate Arrays
    XILINX
  • 英文版
    Virtex-II Platform FPGAs: Complete Data Sheet
    XILINX [Xi...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！