音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

X55060V20-2.7A Datasheet

  • X55060V20-2.7A

  • Dual Voltage Monitor with Integrated System Battery Switch a...

  • 23頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

廬
X55060
64K
Data Sheet
March 28, 2005
FN8133.0
PRELIMINARY
Dual Voltage Monitor with Integrated
System Battery Switch and EEPROM
FEATURES
鈥?Dual voltage monitoring
鈥?Active high and active low reset outputs
鈥?Four standard reset threshold voltages
(4.6/2.9, 4.6/2.6, 2.9/1.6, 2.6/1.6)
鈥擴(kuò)ser programmable thresholds
鈥?Lowline Output 鈥?Zero delayed POR
鈥?Reset signal valid to V
CC
= 1V
鈥?System battery switch-over circuitry
鈥?Long battery life with low power consumption
鈥?lt;50碌A(chǔ) max standby current, watchdog on
鈥?lt;30碌A(chǔ) max standby current, watchdog off
鈥?Selectable watchdog timer
鈥?0.15s, 0.4s, 0.8s, off)
鈥?64Kbits of EEPROM
鈥?Built-in inadvertent write protection
鈥擯ower-up/power-down protection circuitry
鈥擯rotect none(0), or all of EEPROM array with
programmable Block Lock
鈩?/div>
protection
BLOCK DIAGRAM
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥擨n circuit programmable ROM mode
Minimize EEPROM programming time
鈥?4 byte page write mode
鈥擲elf-timed write cycle
鈥?ms write cycle time (typical)
10MHz SPI interface modes (0,0 & 1,1)
2.7V to 5.5V power supply operation
Available packages 鈥?20-lead TSSOP
DESCRIPTION
This device combines power-on reset control, battery
switch circuit, watchdog timer, supply voltage supervi-
sion, secondary voltage supervision, block lock protect
and serial EEPROM in one package. This combination
lowers system cost, reduces board space require-
ments, and increases reliability.
Applying power to the device activates the power-on
reset circuit which holds RESET/RESET active for a
period of time. This allows the power supply and oscilla-
tor to stabilize before the processor can execute code.
V
OUT
V2MON
V2 Monitor
Logic
+
V2FAIL
V
TRIP2
-
Watchdog Transition
Detector
WP
SO
SI
Data
Register
Command
Decode, Test
& Control
Logic
Protect Logic
Status
Register
EEPROM Array
Watchdog
Timer Reset
WDO
RESET
X-Decoder
Reset &
Watchdog
Timebase
BATT-ON
SCK
CS
512 X 128
V
OUT
V
BATT
V
CC
(V1MON)
System
Battery
Switch
+
RESET/MR
V
OUT
V
CC
Monitor
Logic
V
TRIP1
-
Power-on,
Low Voltage
Reset
Generation
LOWLINE
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-352-6832
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

X55060V20-2.7A相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！