64K
32K
16K
FEATURES
X25648/49,
X25328/29,
X25168/69
V
CC
Supervisory Circuit w/Serial E
2
PROM
DESCRIPTION
8K x 8 Bit
4K x 8 Bit
2K x 8 Bit
鈥?Low Vcc Detection and Reset Assertion
鈥擱eset Signal Valid to Vcc=1V
鈥?Save Critical Data With Block Lock
TM
Protection
鈥擝lock Lock
TM
Protect 0, 1/4, 1/2 or all of
Serial E
2
PROM Memory Array
鈥?In Circuit Programmable ROM Mode
鈥?Long Battery Life With Low Power Consumption
鈥?lt;1
碌
A Max Standby Current
鈥?lt;5mA Max Active Current during Write
鈥?lt;400
碌
A Max Active Current during Read
鈥?1.8V to 3.6V, 2.7V to 5.5V and 4.5V to 5.5V Power
Supply Operation
鈥?2MHz Clock Rate
鈥?Minimize Programming Time
鈥?2 Byte Page Write Mode
鈥擲elf-Timed Write Cycle
鈥?ms Write Cycle Time (Typical)
鈥?SPI Modes (0,0 & 1,1)
鈥?Built-in Inadvertent Write Protection
鈥擯ower-Up/Power-Down Protection Circuitry
鈥擶rite Enable Latch
鈥擶rite Protect Pin
鈥?High Reliability
鈥?Available Packages
鈥?4-Lead SOIC (X2564X)
鈥?4-Lead TSSOP (X2532X, X2516X)
鈥?-Lead SOIC (X2532X, X2516X)
BLOCK DIAGRAM
SI
SO
SCK
CS
DATA
REGISTER
COMMAND
DECODE &
CONTROL
LOGIC
RESET
CONTROL
These devices combines two popular functions, Supply
Voltage Supervision and Serial E
2
PROM Memory in one
package. This combination lowers system cost, reduces
board space requirements, and increases reliability.
The user鈥檚 system is protected from low voltage condi-
tions by the devices low Vcc detection circuitry. When
Vcc falls below the minimum Vcc trip point, the system is
reset. RESET/RESET is asserted until Vcc returns to
proper operating levels and stabilizes.
The memory portion of the device is a CMOS Serial
E
2
PROM array with Xicor鈥檚 Block Lock
TM
Protection. The
array is internally organized as x 8. The device features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple four-wire bus.
The device utilizes Xicor鈥檚 proprietary Direct Write
TM
cell,
providing a minimum endurance of 100,000 cycles per
sector and a minimum data retention of 100 years.
PAGE DECODE LOGIC
X - DECODE
LOGIC
32
SERIAL
E
2
PROM
ARRAY
8
RESET/RESET
STATUS
REGISTER
V
CC
LOW
VOLTAGE
SENSE
WP
PROGRAMMING,
BLOCK LOCK &
ICP ROM CONTROL
HIGH
VOLTAGE
CONTROL
7036 FRM 01
漏
Xicor, Inc. 1994, 1995, 1996 Patents Pending
7032 -1.1 6/17/97 T1/C0/D0 SH
1
Characteristics subject to change without notice