音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

X25165S14I-1.8 Datasheet

  • X25165S14I-1.8

  • Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...

  • 16頁

  • XICOR   XICOR

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

64K
32K
16K
FEATURES
X25643/45
X25323/25
X25163/65
DESCRIPTION
8K x 8 Bit
4K x 8 Bit
2K x 8 Bit
Programmable Watchdog Timer & V
CC
Supervisory Circuit w/Serial E
2
PROM
鈥?Programmable Watchdog Timer
鈥?Low Vcc Detection and Reset Assertion
鈥擱eset Signal Valid to Vcc=1V
鈥?Save Critical Data With Block Lock
TM
Protection
鈥擝lock Lock
TM
Protect 0, 1/4, 1/2 or all of
Serial E
2
PROM Memory Array
鈥?In Circuit Programmable ROM Mode
鈥?Long Battery Life With Low Power Consumption
鈥?lt;50
碌
A Max Standby Current, Watchdog On
鈥?lt;1
碌
A Max Standby Current, Watchdog Off
鈥?lt;5mA Max Active Current during Write
鈥?lt;400
碌
A Max Active Current during Read
鈥?1.8V to 3.6V, 2.7V to 5.5V and 4.5V to 5.5V Power
Supply Operation
鈥?2MHz Clock Rate
鈥?Minimize Programming Time
鈥?2 Byte Page Write Mode
鈥擲elf-Timed Write Cycle
鈥?ms Write Cycle Time (Typical)
鈥?SPI Modes (0,0 & 1,1)
鈥?Built-in Inadvertent Write Protection
鈥擯ower-Up/Power-Down Protection Circuitry
鈥擶rite Enable Latch
鈥擶rite Protect Pin
鈥?High Reliability
鈥?Available Packages
鈥?4-Lead SOIC (X2564x)
鈥?4-Lead TSSOP (X2532x, X2516x)
鈥?-Lead SOIC (X2532x, X2516x)
BLOCK DIAGRAM
SI
SO
SCK
CS
DATA
REGISTER
COMMAND
DECODE &
CONTROL
LOGIC
RESET
CONTROL
X - DECODE
LOGIC
These devices combine three popular functions, Watch-
dog Timer, Supply Voltage Supervision, and Serial
E
2
PROM Memory in one package. This combination low-
ers system cost, reduces board space requirements, and
increases reliability.
The Watchdog Timer provides an independent protection
mechanism for microcontrollers. During a system failure,
the device will respond with a RESET/RESET signal
after a selectable time-out interval. The user selects the
interval from three preset values. Once selected, the
interval does not change, even after cycling the power.
The user鈥檚 system is protected from low voltage condi-
tions by the device鈥檚 low Vcc detection circuitry. When
Vcc falls below the minimum Vcc trip point, the system is
reset. RESET/RESET is asserted until Vcc returns to
proper operating levels and stabilizes.
The memory portion of the device is a CMOS Serial
E
2
PROM array with Xicor鈥檚 Block Lock
TM
Protection. The
array is internally organized as x 8. The device features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple four-wire bus.
The device utilizes Xicor鈥檚 proprietary Direct Write
TM
cell,
providing a minimum endurance of 100,000 cycles per
sector and a minimum data retention of 100 years.
PAGE DECODE LOGIC
32
SERIAL
E
2
PROM
ARRAY
8
RESET/RESET
STATUS
REGISTER
V
CC
LOW
VOLTAGE
SENSE
WATCHDOG
TIMER
WP
PROGRAMMING,
BLOCK LOCK &
ICP ROM CONTROL
HIGH
VOLTAGE
CONTROL
Characteristics subject to change without notice
7036 FRM 01
漏
Xicor, Inc. 1994, 1995, 1996 Patents Pending
7049 -1.0 6/20/97 T0/C0/D0 SH
1

X25165S14I-1.8相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！