WED2DL32512V
SRAM
512Kx32 Synchronous Pipeline Burst SRAM
FEATURES
DESCRIPTION
n
Fast clock speed: 200, 166, 150 & 133MHz
n
Fast access times: 2.5ns, 3.5ns, 3.8ns & 4.0ns
n
Fast OE access times: 2.5ns, 3.5ns, 3.8ns 4.0ns
n
Single +3.3V power supply (V
DD
)
n
Separate +3.3V or +2.5V isolated output buffer
supply (V
DDQ
)
n
Snooze Mode for reduced-power standby
n
Single-cycle deselect
n
Common data inputs and data outputs
n
Individual Byte Write control and Global Write
n
Clock-controlled and registered addresses, data I/Os
and control signals
n
Burst control (interleaved or linear burst)
n
Packaging:
The WEDC SyncBurst - SRAM family employs high-speed,
low-power CMOS designs that are fabricated using an
advanced CMOS process. WEDC鈥檚 16Mb SyncBurst SRAMs
integrate two 512K x 16 SRAMs into a single BGA package
to provide 512K x 32 configuration. All synchronous in-
puts pass through registers controlled by a positive-edge-
triggered single-clock input (CLK). The synchronous inputs
include all addresses, all data inputs, active LOW chip en-
able (CE), burst control input (ADSC) and byte write en-
ables (BW
0-3
). Asynchronous inputs include the output
enable (OE), clock (CLK) and snooze enable (ZZ). There
is also a burst mode input (MODE) that selects between
interleaved and linear burst modes. Write cycles can be
from one to four bytes wide, as controlled by the write
control inputs. Burst operation can be initiated with the
address status controller (ADSC) input.
鈥?119-bump BGA package
n
Low capacitive bus loading
FIG. 1
PIN CONFIGURATION
(TOP VIEW)
1
2
3
4
5
6
7
BLOCK DIAGRAM
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
NOTE:
V
DDQ
NC
NC
DQ
C
DQ
C
V
DDQ
DQ
C
DQ
C
V
DDQ
DQ
D
DQ
D
V
DDQ
DQ
D
DQ
D
NC
NC
V
DDQ
SA
SA
SA
NC
DQ
C
DQ
C
DQ
C
DQ
C
V
DD
DQ
D
DQ
D
DQ
D
DQ
D
NC
SA
NC
DC
SA
SA
SA
V
SS
V
SS
Vss
BW
C
V
SS
NC
V
SS
BW
D
V
SS
V
SS
V
SS
MODE
SA
DC
NC
ADSC
V
DD
NC
CE
OE
NC
NC
V
DD
CLK
NC
BWE
SA
1
SA
0
V
DD
SA
DC
SA
SA
SA
V
SS
V
SS
V
SS
BW
B
V
SS
NC
V
SS
BW
A
V
SS
V
SS
V
SS
NC
SA
DC
SA
SA
SA
NC
DQ
B
DQ
B
DQ
B
DQ
B
V
DD
DQ
A
DQ
A
DQ
A
DQ
A
NC
SA
NC
NC
V
DDQ
NC
NC
DQ
B
DQ
B
V
DDQ
DQ
B
DQ
B
V
DDQ
DQ
A
DQ
A
V
DDQ
DQ
A
DQ
A
NC
ZZ
V
DDQ
SA
CLK
ADSC
OE
BWE
CE
MODE
ZZ
BW
A
BW
B
512K x 16
SSRAM
DQ
A
DQ
B
512K x 16
SSRAM
DQ
C
DQ
D
BW
C
BW
D
DC = Do Not Connect
January 2002 Rev. 2
ECO# 14663
1
White Electronic Designs Corporation 鈥?(602) 437-1520 鈥?www.whiteedc.com