W305B
Frequency Controller with System Recovery for Intel Integrated
Core Logic
Features
鈥?Single chip FTG solution for Intel Solano/810E/810
鈥?Programmable clock output frequency with less than
1 MHz increment
鈥?Integrated fail-safe Watchdog timer for system
recovery
鈥?Automatically switch to HW selected or SW
programmed clock frequency when Watchdog timer
time-out
鈥?Capable of generating system RESET after a Watchdog
timer time-out occurs or a change in output frequency
via SMBus interface
鈥?Support SMBus byte read/write and block read/write
operations to simplify system BIOS development
鈥?Vendor ID and Revision ID support
鈥?Programmable drive strength for SDRAM and PCI
output clocks
鈥?Programmable output skew between CPU, AGP, PCI
and SDRAM
鈥?Maximized EMI suppression using Cypress鈥檚 Spread
Spectrum Technology
鈥?Low jitter and tightly controlled clock skew
鈥?Two copies of CPU clock
鈥?Thirteen copies of SDRAM clock
鈥?Eight copies of PCI clock
鈥?One copy of synchronous APIC clock
鈥?Three copies of 66-MHz outputs
鈥?Three copies of 48-MHz outputs
鈥?One copy of double strength 14.31818-MHz reference
clock
鈥?One RESET output for system recovery
鈥?SMBus interface for turning off unused clocks
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter: ............. 250 ps
APIC, 48-MHz, 3V66, PCI Outputs
Cycle-to-Cycle Jitter:................................................... 500 ps
CPU, 3V66 Output Skew: ........................................... 175 ps
SDRAM, APIC, 48-MHz Output Skew: ....................... 250 ps
PCI Output Skew: ....................................................... 500 ps
CPU to SDRAM Skew (@ 133 MHz) ....................... 鹵 0.5 ns
CPU to SDRAM Skew (@ 100 MHz) ................. 4.5 to 5.5 ns
CPU to 3V66 Skew (@ 66 MHz)........................ 7.0 to 8.0 ns
3V66 to PCI Skew (3V66 lead) .......................... 1.5 to 3.5 ns
PCI to APIC Skew..................................................... 鹵 0.5 ns
Block Diagram
VDDQ3
REF2X/FS3
PLL REF FREQ
Pin Configuration
[1]
GND
VDDQ3
REF2X/FS3^
X1
X2
VDDQ3
3V66_0
3V66_1
3V66_2
GND
PCI0/FS0^
PCI1/FS1^
PCI2/FS2^
GND
PCI3
PCI4
VDDQ3
PCI5
PCI6
PCI7
GND
48MHz
48MHz/FS4^
24_48MHz/SEL24_48MHz#*
VDDQ3
SDATA
GND
VDDQ3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
VDDQ2
APIC
GND
VDDQ2
CPU0
CPU1
GND
SDRAM0
SDRAM1
SDRAM2
VDDQ3
GND
SDRAM3
SDRAM4
SDRAM5
SDRAM6
VDDQ3
GND
SDRAM7
SDRAM8
SDRAM9
SDRAM10
VDDQ3
GND
SDRAM11
SDRAM12
RST#
SCLK
X1
X2
XTAL
OSC
VDDQ2
SDATA
SCLK
SMBus
Logic
Divider,
Delay,
and
Phase
Control
Logic
CPU0:1
2
W305B
APIC
VDDQ3
3
(FS0:4)
3V66_0:2
PCI0/FS0
PCI1/FS1
PCI2/FS2
5
13
PLL 1
PCI3:7
SDRAM0:12
RST#
VDDQ3
48MHz
PLL2
/2
48MHz/FS4
24_48MHz/SEL24_48MHz#
1. Internal 100K pull-up and 100K pull-down resistors present on inputs marked with * and ^ respectively. Design should not rely solely on internal pull-up resistor
to set I/O pins HIGH or LOW.
Rev 1.0, November 20, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 20
www.SpectraLinear.com