音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

W255HT Datasheet

  • W255HT

  • 200-MPz 24-Output Buffer for 4DDR or 3 SDRAM DIMMS

  • 10頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

W255
200-MHz 24-Output Buffer for 4 DDR
or 3 SDRAM DIMMS
Features
鈥?One input to 24-output buffer/driver
鈥?Supports up to 4 DDR DIMMs or 3 SDRAM DIMMS
鈥?One additional output for feedback
鈥?SMBus interface for individual output control
鈥?Low skew outputs (< 100 ps)
鈥?Supports 266-, 333-, and 400-MHz DDR SDRAM
鈥?Dedicated pin for power management support
鈥?Space-saving 48-pin SSOP package
Functional Description
The W255 is a 3.3V/2.5V buffer designed to distribute
high-speed clocks in PC applications. The part has 24 outputs.
Designers can configure these outputs to support four unbuf-
fered DDR DIMMS or to support three unbuffered standard
SDRAM DIMMs and two DDR DIMMS. The W255 can be used
in conjunction with the W250 or similar clock synthesizer for
the VIA Pro 266 chipset.
The W255 also includes an SMBus interface which can enable
or disable each output clock. On power-up, all output clocks
are enabled (internal pull up).
Block Diagram
FBOUT
BUF_IN
DDR0T_SDRAM10
DDR0C_SDRAM11
DDR1T_SDRAM0
DDR1C_SDRAM1
Pin Configuration
SSOP
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
SDATA
SMBus
Decoding
SCLOCK
R_DWN#
Power Down Control
FBOUT
VDD3.3_2.5
GND
DDR2T_SDRAM2 DDR0T_SDRAM10
DDR2C_SDRAM3 DDR0C_SDRAM11
DDR3T_SDRAM4 DRR1T_SDRAM0
DDR3C_SDRAM5 DDR1C_SDRAM1
VDD3.3_2.5
DDR4T_SDRAM6
GND
DDR4C_SDRAM7
DDR2T_SDRAM2
DDR5T_SDRAM8 DDR2C_SDRAM3
DDR5C_SDRAM9
VDD3.3_2.5
BUF_IN
DDR6T
GND
DDR6C
DDR3T_SDRAM4
DDR7T
DDR3C_SDRAM5
DDR7C
VDD3.3_2.5
DDR8T
GND
DDR8C
DDR4T_SDRAM6
DDR9T
DDR4C_SDRAM7
DDR5T_SDRAM8
DDR9C
DDR5C_SDRAM9
DDR10T
VDD3.3_2.5
SDATA
DDR10C
DDR11T
DDR11C
SEL_DDR*
VDD2.5
GND
DDR11T
DDR11C
DDR10T
DDR10C
VDD2.5
GND
DDR9T
DDR9C
VDD2.5
PWR_DWN#*
GND
DDR8T
DDR8C
VDD2.5
GND
DDR7T
DDR7C
DDR6T
DDR6C
GND
SCLK
SEL_DDR
Note:
1. Internal 100K pull-up resistors present on inputs marked
with *. Design should not rely solely on internal pull-up resistor
to set I/O pins HIGH.
Cypress Semiconductor Corporation
Document #: 38-07255 Rev. *C
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 14, 2002

W255HT相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
    SPECTRALINEAR
  • 英文版
    200-MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
    CYPRESS
  • 英文版
    200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
    SPECTRALINEAR&n...
  • 英文版
    200-MPz 24-Output Buffer for 4DDR or 3 SDRAM DIMMS
    CYPRESS
  • 英文版
    200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
    SPECTRALINEAR
  • 英文版
    200-MPz 24-Output Buffer for 4DDR or 3 SDRAM DIMMS
    CYPRESS [C...
  • 英文版
    200-MPz 24-Output Buffer for 4DDR or 3 SDRAM DIMMS
    CYPRESS
  • 英文版
    200 MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS
    SPECTRALINEAR
  • 英文版
    200-MPz 24-Output Buffer for 4DDR or 3 SDRAM DIMMS
    CYPRESS [C...

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！