鈥?/div>
Cypress PREMIS鈩?family offering
鈥?Generates an EMI optimized clocking signal at the
output
鈥?Selectable input to output frequency
鈥?Single 鈥?.25% or 鈥?.75% down spread output
鈥?Integrated loop filter components
鈥?Operates with a 3.3V or 5V supply
鈥?Low power CMOS design
鈥?Available in 8-pin SOIC (Small Outline Integrated
Circuit) or 14-pin TSSOP (Thin Shrink Small Outline
Package)
Table 1. Modulation Width Selection
SS%
0
1
Output
F
in
鈮?/div>
F
out
鈮?/div>
F
in
鈥?1.25%
F
in
鈮?/div>
F
out
鈮?/div>
F
in
鈥?3.75%
Table 2. Frequency Range Selection
W181 Option#
FS2
0
0
1
1
FS1
0
1
0
1
-01
(MHz)
28
鈮?/div>
F
IN
鈮?/div>
38
38
鈮?/div>
F
IN
鈮?/div>
48
46
鈮?/div>
F
IN
鈮?/div>
60
58
鈮?/div>
F
IN
鈮?/div>
75
-02
(MHz)
28
鈮?/div>
F
IN
鈮?/div>
38
38
鈮?/div>
F
IN
鈮?/div>
48
N/A
N/A
-03
(MHz)
N/A
N/A
46
鈮?/div>
F
IN
鈮?/div>
60
58
鈮?/div>
F
IN
鈮?/div>
75
Key Specifications
Supply Voltages: ........................................... V
DD
= 3.3V鹵5%
or V
DD
= 5V鹵10%
Frequency Range: ............................ 28 MHz
鈮?/div>
F
in
鈮?/div>
75 MHz
Crystal Reference Range.................. 28 MHz
鈮?/div>
F
in
鈮?/div>
40 MHz
Cycle to Cycle Jitter: ........................................ 300 ps (max)
Selectable Spread Percentage: ................鈥?.25% or 鈥?.75%
Output Duty Cycle: ............................... 40/60% (worst case)
Output Rise and Fall Time: ................................... 5 ns (max)
Simplified Block Diagram
3.3 or 5.0V
Pin Configurations
SOIC
CLKIN or X1
NC or X2
GND
SS%
1
2
3
4
8
7
6
5
FS2
FS1
VDD
CLKOUT
W181-01
X1
XTAL
Input
X2
40 MHz
Max.
W181
Spread Spectrum
Output
(EMI suppressed)
W181-02/03
CLKIN or X1
NC or X2
GND
SS%
1
2
3
4
8
7
6
5
SSON#
FS1
VDD
CLKOUT
3.3 or 5.0V
TSSOP
FS2
CLKIN or X1
NC or X2
GND
NC
SS%
NC
1
2
3
4
5
6
7
14
13
12
11
10
9
8
W181-01
NC
NC
FS1
NC
VDD
NC
CLKOUT
Oscillator or
Reference Input
W181
Spread Spectrum
Output
(EMI suppressed)
PREMIS is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?/div>
408-943-2600
January 5, 2000, rev. *A
W181-03G相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Miscellaneous Clock Generator
ETC
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
MISCELLANEOUS CLOCK GENERATOR|CMOS|TSSOP|14PIN|PLASTIC
ETC
-
英文版
MISCELLANEOUS CLOCK GENERATOR|CMOS|SOP|8PIN|PLASTIC
ETC
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Miscellaneous Clock Generator
ETC
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Peak Reducing EMI Solution
CYPRESS [C...
1
2
3
4
5
6
7
8
9
