W149
440BX AGPset Spread Spectrum Frequency Synthesizer
Features
鈥?Maximized EMI suppression using Cypress鈥檚 Spread
Spectrum Technology
鈥?Single chip system frequency synthesizer for Intel
廬
440BX AGPset
鈥?Two copies of CPU output
鈥?Six copies of PCI output
鈥?One 48-MHz output for USB
鈥?One 24-MHz output for SIO
鈥?Two buffered reference outputs
鈥?One IOAPIC output
鈥?Thirteen SDRAM outputs provide support for 3 DIMMs
鈥?Spread Spectrum feature always enabled
鈥?I
2
C鈩?interface for programming
鈥?Power management control inputs
鈥?Smooth CPU frequency switching from 66.8鈥?24 MHz
V
DDQ3
: ..................................................................... 3.3V鹵5%
V
DDQ2
: ..................................................................... 2.5V鹵5%
SDRAMIN to SDRAM0:12 Delay:.......................... 3.7 ns typ.
Table 1. Mode Input Table
[1]
Mode
0
1
Table 2. Pin Selectable Frequency
Input Address
FS2
1
1
1
1
0
0
0
0
FS1
1
1
0
0
1
1
0
0
FS0
1
0
1
0
1
0
1
0
[2]
Pin 2
PCI_STOP#
REF0
CPU0:1
(MHz)
100
100
103
66.8
83.3
66.8
124
PCI_F, 1:5
(MHz)
33.3 (CPU/3)
(Reserved)
33.3 (CPU/3)
34.3 (CPU/3)
33.4 (CPU/2)
41.7 (CPU/2)
33.4 (CPU/2)
41.3 (CPU/3)
Spread
%
鈥?.5
鹵0.5
鈥?.5
鈥?.5
鈥?.5
鹵0.5
鈥?.5
Key Specifications
CPU Cycle-to-Cycle Jitter: ......................................... 250 ps
CPU to CPU Output Skew: ........................................ 175 ps
PCI to PCI Output Skew: ............................................ 500 ps
Logic Block Diagram
VDDQ3
REF0/(PCI_STOP#)
X1
X2
XTAL
OSC
PLL Ref Freq
Pin Configuration
REF1/FS2
VDDQ2
I/O Pin
Control
IOAPIC
VDDQ2
CPU0
PLL 1
梅2/梅3
CPU1
VDDQ3
PCI_F/MODE
PCI1
PCI2
PCI3
PCI4
SDATA
SCLK
Stop
Clock
Control
VDDQ3
REF0/(PCI_STOP#)
GND
X1
X2
VDDQ3
PCI_F/MODE
PCI1
GND
PCI2
PCI3
PCI4
PCI5
VDDQ3
SDRAMIN
GND
SDRAM11
SDRAM10
VDDQ3
SDRAM9
SDRAM8
GND
2
SDAT
A
I C
SCLK
{
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDDQ2
IOAPIC
REF1/FS2*
GND
CPU0
CPU1
VDDQ2
OE
SDRAM12
GND
SDRAM0
SDRAM1
VDDQ3
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDDQ3
SDRAM6
SDRAM7
VDDQ3
48MHz/FS0*
24MHz/FS1*
W149
I
2
C
Logic
PCI5
PLL2
梅2
VDDQ3
48MHz/FS0
SDRAMIN
24MHz/FS1
VDDQ3
SDRAM0:12
13
Intel is a registered trademark of Intel Corporation. I
2
C is a trademark of Philips Corporation.
Notes:
1. Mode input latched at power-up.
2. Internal pull up resistors(*) should not be relied upon for setting I/O pins HIGH. Pin function with parentheses determined by MODE pin resistor strapping.
Cypress Semiconductor Corporation
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134
鈥?/div>
408-943-2600
July 31, 2000 rev. *A
next