音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

W132-09BX Datasheet

  • W132-09BX

  • Nine Distributed-Output Clock Driver

  • 13頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

W134M/W134S
Direct Rambus鈩?Clock Generator
Features
鈥?Differential clock source for Direct Rambus鈩?memory
subsystem for up to 800-MHz data transfer rate
鈥?Provide synchronization flexibility: the Rambus
廬
Chan-
nel can optionally be synchronous to an external sys-
tem or processor clock
鈥?Power managed output allows Rambus Channel clock
to be turned off to minimize power consumption for
mobile applications
鈥?Works with Cypress CY2210, W133, W158, W159, W161,
and W167 to support Intel
廬
architecture platforms
鈥?Low-power CMOS design packaged in a 24-pin, 150-mil
SSOP package
Overview
The Cypress W134M/W134S provides the differential clock
signals for a Direct Rambus memory subsystem. It includes
signals to synchronize the Direct Rambus Channel clock to an
external system clock but can also be used in systems that do
not require synchronization of the Rambus clock.
Key Specifications
Supply Voltage: ..................................... V
DD
= 3.3V鹵0.165V
Operating Temperature: .................................. 0擄C to +70擄C
Input Threshold: .................................................. 1.5V typical
Maximum Input Voltage:.........................................V
DD
+0.5V
Maximum Input Frequency: ..................................... 100 MHz
Output Duty Cycle: .................................. 40/60% worst case
Output Type:........................... Rambus signaling level (RSL)
Block Diagram
REFCLK
MULT0:1
Pin Configuration
VDDIR
REFCLK
VDD
GND
GND
PCLKM
SYNCLKN
GND
VDD
VDDIPD
STOPB
PWRDNB
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
S0
S1
VDD
GND
CLK
NC
CLKB
GND
VDD
MULT0
MULT1
GND
PLL
PCLKM
SYNCLKN
Phase
Alignment
Output
Logic
CLK
CLKB
S0:1
Test
Logic
STOPB
Cypress Semiconductor Corporation
Document #: 38-07426 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 14, 2002

W132-09BX相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Spread Aware?, Ten/Eleven Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Spread Awareǎ, Ten/Eleven Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Nine Distributed-Output Clock Driver
    ETC
  • 英文版
    Ten Distributed-Output Clock Driver
    ETC
  • 英文版
    Nine Distributed-Output Clock Driver
    ETC
  • 英文版
    Ten Distributed-Output Clock Driver
    ETC

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！