鈥?/div>
Fast access time from clock: 4.5/5/5.5ns
Fast clock rate: 200/166/143 MHz
Fully synchronous operation
Internal pipelined architecture
Dual internal banks(256K x 32-bit x 2-bank)
Programmable Mode and Special Mode registers
- CAS Latency: 1, 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst Read Single Write
- Load Color or Mask register
Burst stop function
Individual byte controlled by DQM0-3
Block write and write-per-bit capability
Auto Refresh and Self Refresh
2048 refresh cycles/32ms
Single + 3.3V
鹵
0.3V
power supply
Input Reference Voltage : Vref = 1.5V
鹵
0.2V
Interface: LVTTL and SSTL_3
JEDEC 100-pin Plastic QFP package
Document:1G5-0145
Rev.1
Page 1