音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD98404GJ-KEU Datasheet

  • UPD98404GJ-KEU

  • ADVANCED ATM SONET FRAMER

  • 36頁

  • NEC   NEC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD98404
ADVANCED ATM SONET FRAMER
DESCRIPTION
The
碌
PD98404 NEASCOT-P30
TM
is an LSI for ATM applications, which can be used in ATM adapter boards for
connecting PCs or workstations to an ATM network and can also be used in ATM hubs and ATM switches. This LSI
provides the TC sub-layer functions in the SONET/SDH-base physical layer within the ATM protocol defined by the
ATM Forum鈥檚 UNI3.1 recommendations.
This product鈥檚 main functions include transmission functions such as mapping of ATM cells sent from the ATM
layer to the payload field in a 155 Mbps SONET STS-3c/SDH STM-1 frame and transmission to PMD (Physical Media
Dependent) sub-layer in the physical layer. Its reception functions include separation of the overhead from the ATM
cells in data streams received from PMD sub-layer and transmission of the ATM cells to the ATM layer. In addition,
this LSI includes a clock recovery function that extracts a reception sync clock from bit streams in received data and
a clock synthesis function that generates a clock for transmissions.
Detailed function descriptions are provided in the following user鈥檚 manuals. Be sure to read them before
designing.
碌
PD98404 User鈥檚 Manual: S11821E
FEATURES
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
On-chip clock recovery/clock synthesis functions
Provides TC sub-layer function for the ATM protocol鈥檚 physical layer
Supported frame formats include 155 Mbps SONET STS-3c/SDH STM-1
Conforms to ATM Forum UTOPIA interface Level 2 V1.0 (af-phy-0039.000 June 1995)
Supports three UTOPIA interfaces:
鈥?/div>
Single PHY octet-level handshaking
鈥?/div>
Single PHY cell-level handshaking
鈥?/div>
Multi PHY mode
Selectable to drop/bypass unassigned cells
On-chip internal loopback functions for PMD layer loopback and ATM layer loopback
Supports two PMD interfaces: serial and parallel
鈥?/div>
155.52 Mbps serial interface
鈥?/div>
19.44 MHz parallel interface
Provides registers for writing/reading overhead information
SOH (section overhead) :J0 byte, Z0 (first and second) bytes, F1 byte
LOH (line overhead)
:K1 byte, K2 byte
POH (path overhead)
:F2 byte, C2 byte, H4 byte
Provides pseudo error frame transmit function for various errors
Supports JTAG boundary scan test function (IEEE 1149.1)
CMOS technology
+3.3 V single power supply
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. S11822EJ4V0DS00 (4th edition)
Date Published May 2000 N CP(K)
Printed in Japan
The mark
shows major revised points.
漏
1997, 1999

UPD98404GJ-KEU相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！