音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD720160AGC-XXX-8EA Datasheet

  • UPD720160AGC-XXX-8EA

  • BUS CONTROLLER

  • 240.60KB

  • 32頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD720110A,720160A
USB2.0 HUB CONTROLLER
The
碌
PD720110A, 720160A are USB 2.0 hub devices that comply with the Universal Serial Bus (USB)
Specification Revision 2.0 and work up to 480 Mbps. USB2.0 compliant transceivers are integrated for all upstream
and downstream ports. The
碌
PD720110A, 720160A work backward compatible either when any one of downstream
ports are connected to an USB 1.1 compliant device, or when the upstream port is connected to a USB 1.1
compliant host.
The
碌
PD720110A includes the default descriptors. The
碌
PD720160A is the same silicon as the
碌
PD720110A,
and it has the Mask ROM option that supports customized string descriptors. By putting descriptors into ROM, the
user's information can be implemented in the chip.
Detailed function descriptions are provided in the following user鈥檚 manual. Be sure to read the manual before designing.
碌
PD720110A, 720160A User鈥檚 Manual: S15738E
FEATURES
鈥?Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 1.5/12/480 Mbps)
鈥?High-speed or full-speed packet protocol sequencer for Endpoint 0/1
鈥?4 (Max.) downstream facing ports
鈥?All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps)
transaction.
鈥?Supports split transaction to handle full-speed and low-speed transaction at downstream facing ports when Hub
controller is working at high-speed mode.
鈥?One Transaction Translator per Hub and supports 4 concurrent non-periodic transactions
鈥?Supports self-powered mode only
鈥?Supports Over-current detection and Individual power control (Gang power control supports only when external
Serial ROM using)
鈥?Supports configurable vendor ID and product ID with external Serial ROM
鈥?Supports 鈥渘on-removable鈥?attribution on individual port
鈥?System clock is generated by 30 MHz X鈥檛al, 30 MHz clock input, or 48 MHz clock input.
鈥?HS detection indicator output
鈥?3.3 V power supply
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. S15737EJ3V0DS00 (3rd edition)
Date Published March 2002 NS CP (K)
Printed in Japan
The mark
shows major revised points.
漏
2001

UPD720160AGC-XXX-8EA相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！